Turing-Complete 8-bit CPU from 12K+ Logic Gates: Asymmetric 10-bit Addressing & 16-Level Call Stack with Full Toolchain – Solo Built by a 12-Year-Old in 12 days
-
Updated
Mar 5, 2026
#
nand-gates
Here are 2 public repositories matching this topic...
Digital Design laboratory project exploring sequential logic circuits, including latches and flip-flops (RS, D, JK, T, Master-Slave), with interactive NI Multisim simulations and detailed documentation (Logic Design, UNIWA).
counter academic-project digital-design sequential-logic multisim logic-circuits flip-flops latches uniwa nand-gates memory-elements
-
Updated
Feb 21, 2026
Improve this page
Add a description, image, and links to the nand-gates topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the nand-gates topic, visit your repo's landing page and select "manage topics."