Skip to content

Prepare verilator 4.020 #3

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
jlusiardi wants to merge 2 commits into
base: master
Choose a base branch
from
Open

Prepare verilator 4.020 #3

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
be0a63d
Fix code to work with verilator 4.020
jlusiardi Oct 22, 2019
a260fc1
removed commented out code
jlusiardi Oct 22, 2019
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
3 changes: 0 additions & 3 deletions cpu_forwarded/stage_decode.v
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -75,9 +75,6 @@ module stage_decode(input clk,

wire [31:0] reg_file_write_data;

wire [31:0] read_data_0;
wire [31:0] read_data_1;

wire reg_file_write_en;

pipelined_basic_register_file_control
Expand Down
3 changes: 0 additions & 3 deletions cpu_forwarded/stage_memory.v
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -62,9 +62,6 @@ module stage_memory(
.write_enable(main_mem_wen),
.clk(clk));

wire [31:0] write_back_register_input;
wire [31:0] exe_result;

mem_result_control mem_res_control(.instr_type(current_instr_type),
.read_data(read_data_1),
.alu_result(alu_result),
Expand Down
3 changes: 0 additions & 3 deletions pipelined_basic/stage_decode.v
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -73,9 +73,6 @@ module stage_decode(input clk,

wire [31:0] reg_file_write_data;

wire [31:0] read_data_0;
wire [31:0] read_data_1;

wire reg_file_write_en;

pipelined_basic_register_file_control
Expand Down
3 changes: 0 additions & 3 deletions pipelined_basic/stage_memory.v
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -62,9 +62,6 @@ module stage_memory(
.write_enable(main_mem_wen),
.clk(clk));

wire [31:0] write_back_register_input;
wire [31:0] exe_result;

mem_result_control mem_res_control(.instr_type(current_instr_type),
.read_data(read_data_1),
.alu_result(alu_result),
Expand Down