.bmp){kind=link}
Carpinelli RSCPU. Modelsim and VHDL folder
Compelte VHDL and Modelsim files for my implementation of the Carpinelli RSCPU. Microsequencer design was used and the buffer system consists of a singlle multi-plexer.
carterembedded/RSCPU
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|