-
Notifications
You must be signed in to change notification settings - Fork 3
Interrupts Module Briefs and PLIC #41
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
base: main
Are you sure you want to change the base?
Conversation
Meowcaroni
left a comment
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
@gavinwiese Good work on your PR (pull request)! Please make sure to add comments to your code and review my comment on your code. You can then request me to review your PR again.
Majority of code implemented, still needs more work to fully integrate with bus
Initial timer interrupt logic implemented
| always_ff @(posedge clk_i) begin | ||
| if (!rst_ni) begin | ||
| mtime_o <= 16'd0; | ||
| mtimecmp <= 16'd0; | ||
| Timer_irq_o <= 1'b0; | ||
| msip <= 1'b0; |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Functionality Issue: To match other subsystems, please treat rst_ni as an asynchronous (independent of clock) reset.
EX: always_ff @(posedge clk_i or negedge rst_ni)
| always_ff @(posedge clk_i) begin | ||
| if (!rst_ni) begin | ||
| priorities <= 0; | ||
| enable <= 0; | ||
| claim <= 0; | ||
| activeClaim <= 0; | ||
| plicComplete <= 0; | ||
|
|
||
| cpu_read <= 0; | ||
| cpu_write <= 0; | ||
| cpu_wdata <= 0; | ||
| cpu_addr <= 0; | ||
| end | ||
| end |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Functionality Issue: To match other subsystems, please treat rst_ni as an asynchronous (independent of clock) reset.
EX: always_ff @(negedge rst_ni)
Meowcaroni
left a comment
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Looking good so far, just convert reset into an asynchronous signal
Wrote both module briefs describing the PLIC and CLINT, as well an initial skeleton code for the plic.sv