Skip to content

Conversation

@gavinwiese
Copy link

Wrote both module briefs describing the PLIC and CLINT, as well an initial skeleton code for the plic.sv

Copy link
Collaborator

@Meowcaroni Meowcaroni left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

@gavinwiese Good work on your PR (pull request)! Please make sure to add comments to your code and review my comment on your code. You can then request me to review your PR again.

Majority of code implemented, still needs more work to fully integrate with bus
Initial timer interrupt logic implemented
@gavinwiese gavinwiese closed this Nov 21, 2025
@gavinwiese gavinwiese reopened this Nov 21, 2025
@Meowcaroni Meowcaroni self-requested a review November 21, 2025 23:46
Comment on lines +11 to +16
always_ff @(posedge clk_i) begin
if (!rst_ni) begin
mtime_o <= 16'd0;
mtimecmp <= 16'd0;
Timer_irq_o <= 1'b0;
msip <= 1'b0;
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Functionality Issue: To match other subsystems, please treat rst_ni as an asynchronous (independent of clock) reset.
EX: always_ff @(posedge clk_i or negedge rst_ni)

Comment on lines +32 to +45
always_ff @(posedge clk_i) begin
if (!rst_ni) begin
priorities <= 0;
enable <= 0;
claim <= 0;
activeClaim <= 0;
plicComplete <= 0;

cpu_read <= 0;
cpu_write <= 0;
cpu_wdata <= 0;
cpu_addr <= 0;
end
end
Copy link
Collaborator

@Meowcaroni Meowcaroni Dec 8, 2025

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Functionality Issue: To match other subsystems, please treat rst_ni as an asynchronous (independent of clock) reset.
EX: always_ff @(negedge rst_ni)

Copy link
Collaborator

@Meowcaroni Meowcaroni left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Looking good so far, just convert reset into an asynchronous signal

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants