- Hi, I’m @Meowcaroni / GameBoyAdvSP
- I’m a third-year Computer Engineering student @ UCF!
- Languages: Python (Intermediate), C (Advanced), Java (Intermediate), Verilog (Intermediate)
- Interests: Computer Architecture (EX: RISC-V), Hardware Design & Verification
- Email: sebastiancandelaria@live.com
- Discord: Game Boy Advance SP #5513
Popular repositories Loading
-
-
-
Service-Workshops-2025
Service-Workshops-2025 PublicForked from IEEE-UCF/Service-Workshops
Service workshops
-
riscv-cpu-core
riscv-cpu-core PublicA personal project to practice writing and testing hardware modules in SystemVerilog
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.


