Verilog code for combinational and sequential circuits
-
Updated
Dec 2, 2025 - Verilog
Verilog code for combinational and sequential circuits
Digital Design laboratory project demonstrating binary arithmetic circuits, including Half Adder, Full Adder, Half Subtractor, Full Subtractor, with interactive NI Multisim simulations, truth tables, and logical equation analysis (Logic Design, UNIWA).
Add a description, image, and links to the subtractors topic page so that developers can more easily learn about it.
To associate your repository with the subtractors topic, visit your repo's landing page and select "manage topics."