#

riscv32i

Here are 15 public repositories matching this topic...

f3rhd / risccore

5-Stage Pipelined RISC-V CPU + Custom Compiler

programming-language cpu compiler-design riscv-asm riscv32i digital-design-and-computer-organization

Updated Mar 6, 2026
C++

DrEden33773 / ember_rvemu

A simple RISC-V emulator implemented in rust, which has referenced https://book.rvemu.app/

emulator rust riscv riscv32i riscv64i

Updated Nov 1, 2024
Rust

vSasakiv / RV32I_Processor

Risc-V 32i processor written in the Verilog HDL

verilog verilog-hdl risc-v riscv32 verilog-project verilog-code riscv32i

Updated Nov 27, 2022
Verilog

Astin84 / FISC-V

FISC V— Fundamental Instruction Set Computer

cpu computer riscv risc risc-v cpu-simulator riscv32 riscv64 riscv32i computerarchitectureprojects

Updated Dec 30, 2025

JayKaku / RISC-V_MYTH_Workshop

RV32I core using TL-Verilog.This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve Hoover

riscv microprocessor computer-architecture vlsi risc-v tlv riscv32 processor-design riscv32i computer-hardware

Updated Apr 29, 2022
Python

JN513 / Risco-5S

RISC-V Simulator with RV32IM implementation, built during a few days off.

riscv riscv32 riscv-simulator riscv-emulator riscv-assembly riscv32i

Updated Oct 28, 2024
C

ECE320 / riscv-tester

Tests your ECE 320 Single Cycle RISC-V Processor: Up to PD5

python python3 verilog hdl verilog-hdl risc-v verilator riscv32i

Updated Dec 2, 2022
Python

rodrigo-jdelval / Neutrino

Neutrino is the logic core of AetherOS. It is a biological Real-Time Operating System (RTOS) developed in RUST and designed to run on bare-metal RISC-V architectures, simulated environments, or biological hardware interfaces.

rust embedded kernel compiler osdev riscv self-hosting rtos bare-metal riscv32i oprating-system biological-computing aetheros neutrinoos

Updated Jan 5, 2026
Rust

jjgar11 / Digital-2

Desarrollo para la materia de Electronica Digital 2

c fpga assembly rv32i riscv32 fpga-programming riscv32i

Updated Feb 22, 2024
Verilog

mytechnotalent / RP2350_UART_Driver_RISCV

An RP2350 UART driver written entirely in RISC-V Assembler.

raspberry-pi raspberrypi assembly embedded-systems riscv assembly-language assembly-language-programming riscv32 embedded-system riscv-asm assembly-language-learning riscv32i raspberry-pi-pico embedded-systems-engineering embedded-systems-hardware rp2350 pico2 rp2350a

Updated Mar 23, 2026
Assembly

oransimhony / harvey

A simple RISCV32UI core written in Verilog

riscv verilog risc-v riscv32 riscv32i riscv-cpu riscv-core

Updated Jun 29, 2024
SystemVerilog

Rogerskelamen / risas

a simple RISC-V assembler (only 32I supported for now)

assembler riscv32i

Updated Aug 28, 2024
C

RISCV-PROCESSOR

anpl1623 / RISCV-PROCESSOR

RISCV 40 Instruction Cycle Accurate CPU Model

riscv-emulator riscv32i cpu-architecture-design

Updated Dec 26, 2024
Assembly

bartlomiejn / rv32core

rv32i software core

rust risc-v riscv32i

Updated Aug 24, 2021
Rust

MuratovAS / toolchain-riscv32i

Compiled toolchain for riscv32i

toolchain fpga binary riscv riscv32i

Updated Jan 31, 2023
Shell

Improve this page

Add a description, image, and links to the riscv32i topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the riscv32i topic, visit your repo's landing page and select "manage topics."