Verilog implementation of a 5-stage pipelined RISC-V RV32IM CPU featuring Dynamic Branch Prediction, Caches, and Hardware Multiplication/Division
-
Updated
Jan 10, 2026 - Verilog
#
riscoreproc
Here is 1 public repository matching this topic...
Improve this page
Add a description, image, and links to the riscoreproc topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the riscoreproc topic, visit your repo's landing page and select "manage topics."