A complete custom 64-bit RISC CPU architecture with Verilog hardware implementation, software emulator, assembler, Algo programming language, compiler, and interactive console IDE.
-
Updated
Jan 24, 2026 - TeX
A complete custom 64-bit RISC CPU architecture with Verilog hardware implementation, software emulator, assembler, Algo programming language, compiler, and interactive console IDE.
Add a description, image, and links to the algosciencelab topic page so that developers can more easily learn about it.
To associate your repository with the algosciencelab topic, visit your repo's landing page and select "manage topics."