Add SAR ADC Explorer notebook for VLSI'26 Code-a-Chip#171
Open
danieltyukov wants to merge 2 commits intosscs-ose:mainfrom
Open
Add SAR ADC Explorer notebook for VLSI'26 Code-a-Chip#171danieltyukov wants to merge 2 commits intosscs-ose:mainfrom
danieltyukov wants to merge 2 commits intosscs-ose:mainfrom
Conversation
Interactive educational notebook for Successive Approximation Register ADC design using open-source tools (ngspice, SKY130 PDK, gdstk). Includes animated visualizations, gm/ID-based transistor sizing, SPICE simulation, DNL/INL analysis, FFT-based ENOB extraction, FoM comparison, and CDAC layout generation.
Closed
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
1 participant
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Interactive educational notebook for Successive Approximation Register ADC design using open-source tools (ngspice, SKY130 PDK, gdstk). Includes animated visualizations, gm/ID-based transistor sizing, SPICE simulation, DNL/INL analysis, FFT-based ENOB extraction, FoM comparison, and CDAC layout generation.