CNN_accelerator

FPGA-based MLP inference accelerator in SystemVerilog — classifies MNIST handwritten digits using a 4-layer neural network with AXI4-Lite interface, fixed-point arithmetic, and sigmoid/ReLU activation hardware.