Skip to content

Actions: riseproject-dev/llama.cpp

Actions

CI

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
build.yml
189 workflow runs
189 workflow runs

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
vulkan: add GATED_DELTA_NET op support (#20334) CI #139: Commit deee238 pushed by taimur-10x
1d 0h 0m 4s master
master
1d 0h 0m 4s
CI CI #138: Manually run by luhenry
1d 0h 0m 6s rise-riscv-runners
rise-riscv-runners
1d 0h 0m 6s
common/parser: use nlohmann::ordered_json to preserve parameter order… CI #137: Commit b5fe455 pushed by taimur-10x
1d 0h 0m 2s master
master
1d 0h 0m 2s
common: consolidate PEG string parsers (#20263) CI #136: Commit c96f608 pushed by taimur-10x
1d 0h 0m 3s master
master
1d 0h 0m 3s
CI CI #135: Manually run by luhenry
2h 53m 26s rise-riscv-runners
rise-riscv-runners
2h 53m 26s
ggml-cpu: simd_gemm implementation for riscv vector extension CI #134: Pull request #11 opened by rehan-10xengineer
1d 0h 0m 4s rvv_flash_attn
rvv_flash_attn
1d 0h 0m 4s
CI CI #133: Manually run by luhenry
1d 0h 0m 4s rise-riscv-runners
rise-riscv-runners
1d 0h 0m 4s
CI CI #132: Manually run by luhenry
21h 37m 40s rise-riscv-runners
rise-riscv-runners
21h 37m 40s
CI CI #131: Manually run by luhenry
1d 0h 15m 33s rise-riscv-runners
rise-riscv-runners
1d 0h 15m 33s
CI CI #130: Manually run by luhenry
18m 37s rise-riscv-runners
rise-riscv-runners
18m 37s
CI CI #129: Manually run by luhenry
11h 41m 58s rise-riscv-runners
rise-riscv-runners
11h 41m 58s
ggml-cpu: extend RVV quantization vec dot to higher VLENs CI #128: Pull request #10 synchronize by taimur-10x
1d 0h 0m 3s 10x/riscv-quant-vec-dot-vlens
10x/riscv-quant-vec-dot-vlens
1d 0h 0m 3s
ggml-cpu: extend RVV repack GEMM and GEMV to other VLENs CI #127: Pull request #8 synchronize by taimur-10x
1d 0h 0m 30s 10x/riscv-quant-repack-vlens
10x/riscv-quant-repack-vlens
1d 0h 0m 30s
ggml-cpu: extend RVV repack GEMM and GEMV to other VLENs CI #126: Pull request #8 synchronize by taimur-10x
6m 6s 10x/riscv-quant-repack-vlens
10x/riscv-quant-repack-vlens
6m 6s
ggml-cpu: extend RVV repack GEMM and GEMV to other VLENs CI #125: Pull request #8 synchronize by taimur-10x
19m 14s 10x/riscv-quant-repack-vlens
10x/riscv-quant-repack-vlens
19m 14s
CI CI #124: Manually run by luhenry
1m 1s rise-riscv-runners
rise-riscv-runners
1m 1s
ggml-cpu: add 128-bit RVV implementation for Quantization Vector Dot CI #123: Pull request #9 synchronize by taimur-10x
1d 0h 0m 29s 10x/riscv-quant-vec-dot-128b
10x/riscv-quant-vec-dot-128b
1d 0h 0m 29s
ggml-cpu: add 128-bit RVV implementation for Quantization Vector Dot CI #122: Pull request #9 synchronize by taimur-10x
5m 41s 10x/riscv-quant-vec-dot-128b
10x/riscv-quant-vec-dot-128b
5m 41s
CI CI #121: Manually run by luhenry
1d 0h 0m 5s rise-riscv-runners
rise-riscv-runners
1d 0h 0m 5s
CI CI #120: Manually run by luhenry
7m 33s rise-riscv-runners
rise-riscv-runners
7m 33s
CI CI #119: Manually run by luhenry
4h 4m 2s rise-riscv-runners
rise-riscv-runners
4h 4m 2s
CI CI #118: Manually run by luhenry
1d 0h 0m 3s master
master
1d 0h 0m 3s
kleidiai : add sme fp16 compute path for q4_0 gemm on aarch64 (#20043) CI #117: Commit 137435f pushed by taimur-10x
1d 0h 0m 5s master
master
1d 0h 0m 5s
Vulkan Scalar Flash Attention Refactor (#19625) CI #116: Commit aa6f918 pushed by taimur-10x
1d 0h 0m 2s master
master
1d 0h 0m 2s
ggml-cpu: extend RVV quantization vec dot to higher VLENs CI #115: Pull request #10 synchronize by rehan-10xengineer
1d 0h 0m 3s 10x/riscv-quant-vec-dot-vlens
10x/riscv-quant-vec-dot-vlens
1d 0h 0m 3s