Skip to content

Actions: riseproject-dev/llama.cpp

Actions

CI (riscv)

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
build-riscv.yml
40 workflow runs
40 workflow runs

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
CI (riscv) CI (riscv) #40: Manually run by luhenry
4m 8s master
master
4m 8s
CI (riscv) CI (riscv) #39: Manually run by luhenry
11m 43s master
master
11m 43s
CI (riscv) CI (riscv) #38: Manually run by luhenry
12m 50s master
master
12m 50s
Use ggml-org/ccache-action on RISC-V as well CI (riscv) #37: Commit b7100c5 pushed by luhenry
54m 26s master
master
54m 26s
Use ggml-org/ccache-action on RISC-V as well CI (riscv) #36: Commit 857d636 pushed by luhenry
2h 13m 30s master
master
2h 13m 30s
Update build-riscv.yml CI (riscv) #35: Commit 6271242 pushed by luhenry
1h 30m 58s master
master
1h 30m 58s
CI (riscv) CI (riscv) #34: Manually run by luhenry
2h 2m 1s riscv64-ccache
riscv64-ccache
2h 2m 1s
vulkan: add FA dequant for q4_1, q5_0, q5_1, iq4_nl (#21029) CI (riscv) #33: Commit edd4d9b pushed by taimur-10x
3h 14m 21s master
master
3h 14m 21s
webui : store reasoning_content so it is sent back in subsequent requ… CI (riscv) #32: Commit 482192f pushed by taimur-10x
1h 20m 57s master
master
1h 20m 57s
CI (riscv) CI (riscv) #31: Manually run by luhenry
1h 25m 23s ccache
ccache
1h 25m 23s
CI (riscv) CI (riscv) #30: Manually run by luhenry
39m 51s ccache
ccache
39m 51s
CI (riscv) CI (riscv) #29: Manually run by luhenry
41m 55s disable-lto
disable-lto
41m 55s
CI (riscv) CI (riscv) #28: Manually run by luhenry
10m 57s disable-lto
disable-lto
10m 57s
CI (riscv) CI (riscv) #27: Manually run by luhenry
5m 56s disable-lto
disable-lto
5m 56s
CI (riscv) CI (riscv) #26: Manually run by luhenry
23m 45s disable-lto
disable-lto
23m 45s
CI (riscv) CI (riscv) #25: Manually run by luhenry
1h 7m 26s rise-riscv-runners
rise-riscv-runners
1h 7m 26s
CI (riscv) CI (riscv) #24: Manually run by luhenry
1h 4m 16s rise-riscv-runners
rise-riscv-runners
1h 4m 16s
CI (riscv) CI (riscv) #23: Manually run by luhenry
3m 47s rise-riscv-runners
rise-riscv-runners
3m 47s
Relax prefill parser to allow space. (#21240) CI (riscv) #22: Commit e15efe0 pushed by taimur-10x
22h 10m 32s master
master
22h 10m 32s
add missing ROPE_FACTORS_LONG/SHORT for MiniCPM (#21150) CI (riscv) #21: Commit 7c20367 pushed by taimur-10x
1d 0h 0m 1s master
master
1d 0h 0m 1s
Optimize MOE GEMV kernel for BS > 1. (#20905) CI (riscv) #20: Commit ec16a07 pushed by taimur-10x
1d 0h 0m 2s master
master
1d 0h 0m 2s
fix(ggml): correct RISC-V ISA string canonical ordering for RVV in CM… CI (riscv) #19: Commit dc8d14c pushed by taimur-10x
1d 0h 0m 2s master
master
1d 0h 0m 2s
ggml-cpu/x86: fix unused changemask warning in repack (#20692) CI (riscv) #18: Commit 78d550b pushed by taimur-10x
1d 0h 0m 2s master
master
1d 0h 0m 2s
ggml-cpu: refactor; add rvv checks CI (riscv) #17: Commit 92dc6b1 pushed by taimur-10x
1d 0h 0m 2s master
master
1d 0h 0m 2s
Merge branch 'ggml-org:master' into master CI (riscv) #16: Commit fd37494 pushed by taimur-10x
1d 0h 0m 2s master
master
1d 0h 0m 2s