Skip to content

Enable iface clock and power domain for kodiak and monaco ice sdhc#908

Merged
sonineerajkumar merged 2 commits intoqualcomm-linux:tech/security/icefrom
kuld-sing:tech/security/ice
Apr 10, 2026
Merged

Enable iface clock and power domain for kodiak and monaco ice sdhc#908
sonineerajkumar merged 2 commits intoqualcomm-linux:tech/security/icefrom
kuld-sing:tech/security/ice

Conversation

@kuld-sing
Copy link
Copy Markdown

@kuld-sing kuld-sing commented Apr 7, 2026

Previously, ice used to exists jointly with ufs/mmc driver and not a
standalone driver.

With recent efforts of making ice as separate module after decoupling
from ufs driver. Update sdhc ice kodiak/moanco DT nodes to adapt power
domain and iface clock to probe successfully.

The patchset is motivation to fix ice mmc where ice ufs is fixed with
below series.
https://lore.kernel.org/linux-arm-msm/20260323-qcom_ice_power_and_clk_vote-v4-0-e36044bbdfe9@oss.qualcomm.com/T/#m5da5dd7a18318583b23ffeb42fa07ef1438042d5

Testing:

  • dtbs check
  • Custom monaco/kodiak device with emmc storage.

@kuld-sing kuld-sing force-pushed the tech/security/ice branch from 510df6f to 61b2782 Compare April 7, 2026 18:39
@kuld-sing kuld-sing force-pushed the tech/security/ice branch from 61b2782 to f01d804 Compare April 9, 2026 08:36
@kuld-sing kuld-sing changed the title Enable iface clock for kodiak and monaco ice sdhc Enable iface clock and power domain for kodiak and monaco ice sdhc Apr 9, 2026
Kuldeep Singh added 2 commits April 9, 2026 23:27
Qualcomm in-line crypto engine (ICE) platform driver specifies and votes
for its own resources. Before accessing ICE hardware during probe, to
avoid potential unclocked register access issues (when clk_ignore_unused
is not passed on the kernel command line), in addition to the 'core'
clock the 'iface' clock should also be turned on by the driver. This can
only be done if power domain is enabled.

Specify both power domain and the iface clock.

Link: https://lore.kernel.org/linux-arm-msm/20260409-ice_emmc_clock_addition-v2-1-90bbcc057361@oss.qualcomm.com/
Signed-off-by: Kuldeep Singh <kuldeep.singh@oss.qualcomm.com>
Qualcomm in-line crypto engine (ICE) platform driver specifies and votes
for its own resources. Before accessing ICE hardware during probe, to
avoid potential unclocked register access issues (when clk_ignore_unused
is not passed on the kernel command line), in addition to the 'core'
clock the 'iface' clock should also be turned on by the driver. This can
only be done if power domain is enabled.

Specify both power domain and the iface clock.

Link: https://lore.kernel.org/linux-arm-msm/20260409-ice_emmc_clock_addition-v2-2-90bbcc057361@oss.qualcomm.com/
Signed-off-by: Kuldeep Singh <kuldeep.singh@oss.qualcomm.com>
@kuld-sing kuld-sing force-pushed the tech/security/ice branch from f01d804 to 8912d2b Compare April 9, 2026 17:57
@sonineerajkumar sonineerajkumar merged commit ace1894 into qualcomm-linux:tech/security/ice Apr 10, 2026
3 of 4 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants