Skip to content
View mjao1's full-sized avatar

Block or report mjao1

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. cnn-fpga cnn-fpga Public

    Convolutional Neural Network hardware accelerator trained on MNIST dataset

    Verilog 5 2

  2. rv32i-soc rv32i-soc Public

    RV32I RISC-V SoC

    SystemVerilog

  3. sobel-edge-detection-fpga sobel-edge-detection-fpga Public

    A convolution-based Sobel edge detection system on an A7-100T FPGA.

    Verilog

  4. cvtt-pcb cvtt-pcb Public

    Computer Vision-Based Table Tennis Robotic System

  5. osmosis osmosis Public

    A digital hardware implementation of a cell membrane simulation game designed for an Artix-7 FPGA using Verilog.

    Verilog

  6. gate-level-alu gate-level-alu Public

    A 4-bit Arithmetic Logic Unit (ALU) built at gate level abstraction and implemented on the Basys 3 Artix-7 FPGA.

    Verilog