Skip to content

Pull requests: llvm/circt

New pull request New
232 Open 7,512 Closed
232 Open 7,512 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[CI] Add extra_cmake_args option to UBTI and enable LLVM_ENABLE_REVERSE_ITERATION
#10300 opened Apr 22, 2026 by uenoku Member Loading…
1
9
Handle alternate form of empty action block.
#10297 opened Apr 22, 2026 by jpienaar Member Loading…
2
[circt-test] Print empty JSON array when listing tests on empty input
#10295 opened Apr 22, 2026 by ankit-cybertron Contributor Loading…
1
3
[FIRRTL] Eliminate Implicit Truncation
#10294 opened Apr 21, 2026 by darthscsi Contributor Loading…
16
[LowerToHW] Extract the logic related to file descriptor acquisition as a common utility function
#10288 opened Apr 21, 2026 by nanjo712 Contributor Loading…
circt-bmc: materialize debug anchors
#10287 opened Apr 21, 2026 by 5iri Contributor Loading…
13
[SimToSV] support lowering stdout/stderr
#10283 opened Apr 21, 2026 by nanjo712 Contributor Loading…
6
[Synth] Add dot gate
#10277 opened Apr 20, 2026 by uenoku Member Loading…
[PyRTG] More utility methods for instructions RTG Involving the `rtg` dialect
#10272 opened Apr 19, 2026 by maerhart Member Loading…
2
[OM] Introduce explicit evaluator state and op patterns
#10265 opened Apr 18, 2026 by uenoku Member • Draft
1
14
[PyRTG] Simplify instruction calls RTG Involving the `rtg` dialect
#10252 opened Apr 17, 2026 by maerhart Member Loading…
6
[LowerToHW] Avoid "assert/assume/cover" string comparison, refactor label creation, NFC
#10251 opened Apr 17, 2026 by uenoku Member Loading…
[CellIFT] Add CellIFT instrumentation pass for HW/Comb/Seq IR
#10250 opened Apr 17, 2026 by flaviens Loading…
40
Plumb dbg.variable anchors into SMT symbol names
#10237 opened Apr 16, 2026 by 5iri Contributor Loading…
6
Add union roundtrip
#10236 opened Apr 16, 2026 by jpienaar Member Loading…
1
ImportVerilog: fix signedness propagation in ConversionExpression lowering
#10235 opened Apr 16, 2026 by kaituo-crypto Loading…
2
[Synth] Make FunctionalReduction runnable on any op
#10230 opened Apr 15, 2026 by SmitVaishnav Contributor Loading…
3
[FIRRTL][LowerLayers] Add probe type support
#10223 opened Apr 15, 2026 by prithayan Contributor Loading…
1
[Sim] Add cascade erase for print/proc.print format/get_file producer chains
#10204 opened Apr 14, 2026 by nanjo712 Contributor Loading…
4
[FIRRTL] InferDomains: drive undriven domain wires
#10197 opened Apr 13, 2026 by rwy7 Contributor Loading…
2
[Synth][CutRewriter] Add timing-preserving area-flow reselection
#10193 opened Apr 13, 2026 by uenoku Member • Draft
5
[SSP] Reimplement auxiliary dependences without symbols
#10189 opened Apr 12, 2026 by jopperm Contributor Loading…
1
don't emit redundant write_en = 0 for seq_mem
#10174 opened Apr 10, 2026 by Abhilekhgautam Loading…
1
2
DRAFT: [3/2] [Moore] Lower class object access and virtual dispatch through LLVM memory
#10166 opened Apr 9, 2026 by Scheremo Contributor • Draft
[Moore][ImportVerilog] Implement static $cast via materializeConversion ImportVerilog
#10156 opened Apr 8, 2026 by sunhailong2001 Contributor Loading…
14
ProTip! What’s not been updated in a month: updated:<2026-03-22.