Skip to content

Conversation

@kroening
Copy link
Collaborator

This adds the set membership operator, 1800-2017 11.4.13.

@kroening kroening force-pushed the inside1 branch 6 times, most recently from fa55184 to 72058bb Compare November 14, 2024 15:47
@kroening kroening marked this pull request as ready for review November 14, 2024 15:47

class verilog_inside_exprt : public binary_exprt
{
public:
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Shouldn’t there be a constructor? I accept that it’s not currently needed, but I usually find them very informative to understand the expected shape of the expression.

Copy link
Collaborator Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

added


class verilog_value_range_exprt : public binary_exprt
{
public:
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

As above: can we have a constructor?

Copy link
Collaborator Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

added

This adds the set membership operator, 1800-2017 11.4.13.
@kroening kroening merged commit fde337d into main Nov 14, 2024
9 checks passed
@kroening kroening deleted the inside1 branch November 14, 2024 17:30
Romy15200 pushed a commit to Romy15200/nws that referenced this pull request Aug 19, 2025
SystemVerilog: set membership operator
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants