Skip to content

Verilog: grammar for tagged unions#1301

Merged
tautschnig merged 1 commit intomainfrom
tagged_union1
Oct 8, 2025
Merged

Verilog: grammar for tagged unions#1301
tautschnig merged 1 commit intomainfrom
tagged_union1

Conversation

@kroening
Copy link
Copy Markdown
Collaborator

@kroening kroening commented Oct 7, 2025

This adds the grammar for tagged union types and tagged union expressions. The type checker errors these as unsupported.

This adds the grammar for tagged union types and tagged union expressions.
The type checker errors these as unsupported.
@kroening kroening marked this pull request as ready for review October 7, 2025 18:24
@tautschnig tautschnig merged commit d23d15e into main Oct 8, 2025
11 checks passed
@tautschnig tautschnig deleted the tagged_union1 branch October 8, 2025 18:48
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants