This repository was archived by the owner on Feb 12, 2026. It is now read-only.

FPGA1 debug#74

Closed

aryd wants to merge 2 commits intomasterfrom

Commits on Aug 19, 2025

Add reset port to memory modules
mcoshiro
committed

Commits on Sep 1, 2025

Fixes to allow reduced FPGA1 project to run with agreement with emulation
Anders Ryd
committed