This repository was archived by the owner on Feb 12, 2026. It is now read-only.
Merged
Conversation
aehart
approved these changes
Jun 16, 2025
Contributor
aehart
left a comment
There was a problem hiding this comment.
Looks good. Please update the project_generation_scripts submodule to point to cms-L1TK/project_generation_scripts@66f76e1, now that cms-L1TK/project_generation_scripts#71 has been merged. We'll merge this PR once that's done.
This was referenced Aug 19, 2025
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to subscribe to this conversation on GitHub.
Already have an account?
Sign in.
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Minimal changes to allow resetting/resync'ing of memory modules and pipelining modules in the case the start signal is not initially asserted in time with BX 1. This allows for recovery via soft reset in hardware rather than having to reload firmware if modules are not synchronized. A reset port is added to pipelining modules, while the synchronization logic of memory modules is slightly modified.
Corresponds to project_generation_scripts PR 71.