Sayeh Cache

2 way set assosiative cache, designed to extend functionality of my SayehCPU project (http://github.com/arminkz/SayehCPU)

Name		Name	Last commit message	Last commit date
Latest commit History 10 Commits
Data Array		Data Array
Miss Hit Logic		Miss Hit Logic
RAM		RAM
Tag Valid Array		Tag Valid Array
docs		docs
Cache.vhd		Cache.vhd
CacheController.vhd		CacheController.vhd
CacheController_tb.vhd		CacheController_tb.vhd
Cache_tb.vhd		Cache_tb.vhd
README.md		README.md

Provide feedback