add support for AD3532R/AD3532 DAC#3177
Conversation
|
Same as #3191, if you are upstreaming, please target branches in sync with upstream cycle (the mirror_ci branches), this helps to avoid using deprecated methods. |
6b805e2 to
45351b7
Compare
|
v2:
|
71cdaf3 to
4b97d37
Compare
|
Please, don't include the CI/CD commit on your pr. |
c87d572 to
0579d93
Compare
78b10cd to
be1b2a6
Compare
LLM reviewThis series adds support for the AD3532R/AD3532 (16-channel) DAC to the existing ad3530r driver, along with a new run: ci/local
|
e196cfc to
fdad854
Compare
1719553 to
55ab0e3
Compare
Add a new powerdown mode for DACs with 10kohm resistor to GND. Signed-off-by: Kim Seer Paller <kimseer.paller@analog.com>
The AD3532R/AD3532 is a 16-channel version of the AD3530R/AD3530. This adds compatible strings for the AD3532R/AD3532. Signed-off-by: Kim Seer Paller <kimseer.paller@analog.com>
The AD3532R/AD3532 is a 16-channel, 16-bit voltage output DAC with a dual-bank register architecture (bank 0 at 0x1000 for channels 0-7, bank 1 at 0x3000 for channels 8-15). Add dual-bank register definitions, bank-aware helper functions for input channel addressing and SW LDAC triggering, AD3532R-specific powerdown modes (1kohm, 10kohm, three-state), and extend the setup and normal operating mode paths to configure both register banks. Convert sw_ldac_trig_reg from a static value to a per-variant function pointer and expand the per-channel state array to 16 channels. Signed-off-by: Kim Seer Paller <kimseer.paller@analog.com>
|
v4
|
|
there seems to be a CI issue that's why it's failing |
LLM reviewThis series adds support for the AD3532R/AD3532 16-channel DAC to the existing run: 25798407816
|
LLM reviewThis series adds support for the AD3532R/AD3532 16-channel DAC to the existing ad3530r driver, adds the run: 25798530886
|
PR Description
Add support for the AD3532R/AD3532 16-channel, 16-bit voltage output DAC.
These devices use a dual-bank register architecture with base addresses at
0x1000 (bank 0) and 0x3000 (bank 1). Channels 0-7 are mapped to bank 0,
while channels 8-15 are mapped to bank 1.
Key Changes:
ad3532r_input_ch_reg()andad3532r_trigger_sw_ldac_reg()forbank-aware register addressing
sw_ldac_trig_regfrom a static register value to a per-variantfunction pointer to support bank-dependent SW LDAC triggering
ad3532r_set_dac_powerdown()to handle the 4-register powerdownmapping across both banks
ad3530r_normal_op_mode()and extendad3530r_setup()toconfigure dual-bank software reset, output range, and reference control
PR Type
PR Checklist