Skip to content

Actions: MidstallSoftware/aegis

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
30 workflow runs
30 workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
feat: improve tapeout performance .github/workflows/ci.yml #30: Pull request #4 synchronize by RossComputerGuy
19m 20s feat/tapeout-perf
feat/tapeout-perf
19m 20s
Fix incorrect IO tile corner detection in nextpnr-aegis .github/workflows/ci.yml #29: Commit b0c3382 pushed by RossComputerGuy
11m 34s master
master
11m 34s
Fix bit manipulation overflow, VCD ID overflow, and corner tile detection .github/workflows/ci.yml #28: Pull request #14 opened by hobostay
11m 47s hobostay:fix/simulation-and-packing-bugs
hobostay:fix/simulation-and-packing-bugs
11m 47s
Fix incorrect IO tile corner detection in nextpnr-aegis .github/workflows/ci.yml #27: Pull request #13 opened by hobostay
13m 33s hobostay:fix/io-corner-detection
hobostay:fix/io-corner-detection
13m 33s
feat: improve tapeout performance .github/workflows/ci.yml #26: Pull request #4 synchronize by RossComputerGuy
16m 14s feat/tapeout-perf
feat/tapeout-perf
16m 14s
feat: improve tapeout performance .github/workflows/ci.yml #25: Pull request #4 synchronize by RossComputerGuy
21m 45s feat/tapeout-perf
feat/tapeout-perf
21m 45s
chore: init docs .github/workflows/ci.yml #24: Pull request #9 opened by RossComputerGuy
12m 31s arch-docs
arch-docs
12m 31s
chore: init docs .github/workflows/ci.yml #23: Commit 7802d83 pushed by RossComputerGuy
11m 30s master
master
11m 30s
chore(readme): clarify other projects .github/workflows/ci.yml #22: Commit 08598a3 pushed by RossComputerGuy
11m 10s master
master
11m 10s
chore(readme): clarify other projects .github/workflows/ci.yml #21: Pull request #8 opened by RossComputerGuy
11m 54s update-readme
update-readme
11m 54s
feat: improve tapeout performance .github/workflows/ci.yml #20: Pull request #4 synchronize by RossComputerGuy
14m 15s feat/tapeout-perf
feat/tapeout-perf
14m 15s
feat: improve tapeout performance .github/workflows/ci.yml #19: Pull request #4 synchronize by RossComputerGuy
4m 51s feat/tapeout-perf
feat/tapeout-perf
4m 51s
feat: improve tapeout performance .github/workflows/ci.yml #18: Pull request #4 opened by RossComputerGuy
12m 45s feat/tapeout-perf
feat/tapeout-perf
12m 45s
feat: verification .github/workflows/ci.yml #17: Commit f6c9a5f pushed by RossComputerGuy
34m 47s master
master
34m 47s
feat: verification .github/workflows/ci.yml #16: Pull request #3 opened by RossComputerGuy
27m 45s feat/fv
feat/fv
27m 45s
refactor: rust based simulation .github/workflows/ci.yml #15: Commit 70153a3 pushed by RossComputerGuy
44m 22s master
master
44m 22s
refactor: rust based simulation .github/workflows/ci.yml #14: Pull request #2 synchronize by RossComputerGuy
47m 20s feat/rusty-sim
feat/rusty-sim
47m 20s
refactor: rust based simulation .github/workflows/ci.yml #13: Pull request #2 synchronize by RossComputerGuy
43m 28s feat/rusty-sim
feat/rusty-sim
43m 28s
refactor: rust based simulation .github/workflows/ci.yml #12: Pull request #2 synchronize by RossComputerGuy
50m 24s feat/rusty-sim
feat/rusty-sim
50m 24s
refactor: rust based simulation .github/workflows/ci.yml #11: Pull request #2 opened by RossComputerGuy
1h 47m 2s feat/rusty-sim
feat/rusty-sim
1h 47m 2s
feat: use nextpnr viaduct instead of python chipdb (#1) .github/workflows/ci.yml #10: Commit 3dd2f39 pushed by RossComputerGuy
46m 2s master
master
46m 2s
feat: use nextpnr viaduct instead of python chipdb .github/workflows/ci.yml #9: Pull request #1 synchronize by RossComputerGuy
52m 23s feat/nextpnr-viaduct
feat/nextpnr-viaduct
52m 23s
feat: use nextpnr viaduct instead of python chipdb .github/workflows/ci.yml #8: Pull request #1 synchronize by RossComputerGuy
15m 46s feat/nextpnr-viaduct
feat/nextpnr-viaduct
15m 46s
feat: use nextpnr viaduct instead of python chipdb .github/workflows/ci.yml #7: Pull request #1 synchronize by RossComputerGuy
9m 35s feat/nextpnr-viaduct
feat/nextpnr-viaduct
9m 35s
feat: use nextpnr viaduct instead of python chipdb .github/workflows/ci.yml #6: Pull request #1 synchronize by RossComputerGuy
42m 43s feat/nextpnr-viaduct
feat/nextpnr-viaduct
42m 43s