Hello All, My Name is Kaptan Singh. I mostly use ModelSim software and sometimes Xilinx ISE 14.7 Design Suite software for the simulation of RTL Codes. I am challenging myself and will try to post atleast 1 RTL Code daily written in the Verilog language.
KAPTAN001/100-DAYS-OF-RTL
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|