Skip to content

Conversation

@DevQing66
Copy link

The code for the config register part on UART is finished. can you check if i am missing anything for this part.

Implement UART module with AXI-Lite interface and FIFO support.
the code for config register
Copy link
Contributor

@kh098760 kh098760 left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

This is good for a start however:

  • if (awvalid && wvalid && awready && wready) works for everything coming in one cycle, but these handshakes might come in different times. It would be better to separate the address and data handshake bits into different if blocks in case if there are stalls.
    -ensure no back-to-back writes can occur where the address or data changes during write
    -include the response (resp) logic as well

@DevQing66
Copy link
Author

This is good for a start however:

  • if (awvalid && wvalid && awready && wready) works for everything coming in one cycle, but these handshakes might come in different times. It would be better to separate the address and data handshake bits into different if blocks in case if there are stalls.
    -ensure no back-to-back writes can occur where the address or data changes during write
    -include the response (resp) logic as well

ok, so you want me to break the code for the address and data to be separate correct. In other words, insert a code to check the address and another to check the if the data is ready to be written that maybe coming into the UART at different time cycle.

@kh098760
Copy link
Contributor

kh098760 commented Dec 12, 2025 via email

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants