Skip to content

Actions: AnshKetchum/memorysim

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
370 workflow runs
370 workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
Tests/add chipyard sanity tests Hardware-Level Unit Tests #8: Pull request #21 opened by AnshKetchum
3m 6s tests/add-chipyard-sanity-tests
tests/add-chipyard-sanity-tests
3m 6s
Tests/add chipyard sanity tests Chipyard Integration Tests #1: Pull request #21 opened by AnshKetchum
19m 19s tests/add-chipyard-sanity-tests
tests/add-chipyard-sanity-tests
19m 19s
Tests/add chipyard sanity tests Code Formatting Tests #111: Pull request #21 opened by AnshKetchum
1m 58s tests/add-chipyard-sanity-tests
tests/add-chipyard-sanity-tests
1m 58s
Tests/add chipyard sanity tests Simulation-Level Verifications #8: Pull request #21 opened by AnshKetchum
2m 43s tests/add-chipyard-sanity-tests
tests/add-chipyard-sanity-tests
2m 43s
Remove old numbers as we begin evals on new model Simulation-Level Verifications #7: Commit f9e4ea6 pushed by AnshKetchum
2m 55s main
main
2m 55s
Remove old numbers as we begin evals on new model Hardware-Level Unit Tests #7: Commit f9e4ea6 pushed by AnshKetchum
3m 2s main
main
3m 2s
Remove old numbers as we begin evals on new model Code Formatting Tests #110: Commit f9e4ea6 pushed by AnshKetchum
2m 18s main
main
2m 18s
Update README.md Simulation-Level Verifications #6: Commit 58b1d41 pushed by AnshKetchum
2m 55s main
main
2m 55s
Update README.md Hardware-Level Unit Tests #6: Commit 58b1d41 pushed by AnshKetchum
3m 13s main
main
3m 13s
Update README.md Code Formatting Tests #109: Commit 58b1d41 pushed by AnshKetchum
1m 47s main
main
1m 47s
Add trace based simul instructions Code Formatting Tests #108: Commit e96f0c1 pushed by AnshKetchum
1m 48s main
main
1m 48s
Add trace based simul instructions Hardware-Level Unit Tests #5: Commit e96f0c1 pushed by AnshKetchum
3m 5s main
main
3m 5s
Add trace based simul instructions Simulation-Level Verifications #5: Commit e96f0c1 pushed by AnshKetchum
2m 40s main
main
2m 40s
Remove scaffolding readme Code Formatting Tests #107: Commit f221110 pushed by AnshKetchum
1m 52s main
main
1m 52s
Remove scaffolding readme Hardware-Level Unit Tests #4: Commit f221110 pushed by AnshKetchum
3m 13s main
main
3m 13s
Remove scaffolding readme Simulation-Level Verifications #4: Commit f221110 pushed by AnshKetchum
2m 45s main
main
2m 45s
Clean docs, add more testing to avoid data width bugs in future Code Formatting Tests #106: Commit 3761b62 pushed by AnshKetchum
2m 0s main
main
2m 0s
Clean docs, add more testing to avoid data width bugs in future Simulation-Level Verifications #3: Commit 3761b62 pushed by AnshKetchum
2m 42s main
main
2m 42s
Clean docs, add more testing to avoid data width bugs in future Hardware-Level Unit Tests #3: Commit 3761b62 pushed by AnshKetchum
3m 2s main
main
3m 2s
Format everything Code Formatting Tests #105: Commit 0273573 pushed by AnshKetchum
1m 50s main
main
1m 50s
Format everything Hardware-Level Unit Tests #2: Commit 0273573 pushed by AnshKetchum
2m 47s main
main
2m 47s
Format everything Simulation-Level Verifications #2: Commit 0273573 pushed by AnshKetchum
2m 56s main
main
2m 56s
Relegate complete simulation tests to verilator, purge unit tests Code Formatting Tests #104: Commit 20e600b pushed by AnshKetchum
1m 47s main
main
1m 47s
Relegate complete simulation tests to verilator, purge unit tests Hardware-Level Unit Tests #1: Commit 20e600b pushed by AnshKetchum
2m 53s main
main
2m 53s
Relegate complete simulation tests to verilator, purge unit tests Simulation-Level Verifications #1: Commit 20e600b pushed by AnshKetchum
2m 49s main
main
2m 49s