Skip to content

Actions: AnshKetchum/memorysim

Actions

Code Formatting Tests

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
118 workflow runs
118 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Add memorysim poster
Code Formatting Tests #115: Commit d1ee05c pushed by AnshKetchum
1m 52s main
Add trace for mm workload as well
Code Formatting Tests #113: Commit 9561e72 pushed by AnshKetchum
1m 57s main
Update README.md
Code Formatting Tests #109: Commit 58b1d41 pushed by AnshKetchum
1m 47s main
Add trace based simul instructions
Code Formatting Tests #108: Commit e96f0c1 pushed by AnshKetchum
1m 48s main
Remove scaffolding readme
Code Formatting Tests #107: Commit f221110 pushed by AnshKetchum
1m 52s main
Format everything
Code Formatting Tests #105: Commit 0273573 pushed by AnshKetchum
1m 50s main
Path verilog to match DRAM op
Code Formatting Tests #103: Commit 8d65780 pushed by AnshKetchum
1m 43s main
Add config command
Code Formatting Tests #102: Commit 1c95e57 pushed by AnshKetchum
1m 47s main
Passes Chipyard memcpy
Code Formatting Tests #96: Commit 96b29e8 pushed by AnshKetchum
1m 48s main
Update
Code Formatting Tests #95: Commit a0198c1 pushed by AnshKetchum
1m 48s main