In the simulation for basic logic gates, Output obtained for NOT gate is incorrect
In the simulation for basic logic gates, Output obtained for NOT gate is incorrect