You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
std::unordered_map<const t_pb_graph_pin*, int> primitive_pb_pin_to_logical_class_num_mapping; /* primitive_pb_pin_to_logical_class_num_mapping[pb_graph_pin ptr] -> class logical number */
929
+
std::vector<t_class> primitive_logical_class_inf; /* primitive_logical_class_inf[class_logical_number] -> class */
930
+
std::unordered_map<const t_pb_graph_node*, t_class_range> primitive_pb_graph_node_class_range; /* primitive_pb_graph_node_class_range[primitive_pb_graph_node ptr] -> class range for that primitive*/
931
931
932
932
// Is this t_logical_block_type empty?
933
933
boolis_empty() const;
@@ -1239,6 +1239,12 @@ class t_pb_graph_node {
1239
1239
1240
1240
int placement_index;
1241
1241
1242
+
/*
1243
+
* There is a root-level pb_graph_node assigned to each logical type. Each logical type can contain multiple primitives.
1244
+
* If this pb_graph_node is associated with a primitive, a unique number is assigned to it within the logical block level.
1245
+
*/
1246
+
int primitive_num = OPEN;
1247
+
1242
1248
/* Contains a collection of mode indices that cannot be used as they produce conflicts during VPR packing stage
1243
1249
*
1244
1250
* Illegal modes do arise when children of a graph_node do have inconsistent `edge_modes` with respect to
0 commit comments