Skip to content

Commit f5e6b19

Browse files
kmurraykmurray
committed
flow: Update golden regression test results for VTR 8 release
1 parent a5bf699 commit f5e6b19

File tree

67 files changed

+359
-359
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

67 files changed

+359
-359
lines changed

‎vtr_flow/tasks/regression_tests/vtr_reg_basic/basic_no_timing/config/golden_results.txt‎

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,3 @@
11
arch circuit script_params vtr_flow_elapsed_time error odin_synth_time max_odin_mem abc_depth abc_synth_time abc_cec_time abc_sec_time max_abc_mem ace_time max_ace_mem num_clb num_io num_memories num_mult vpr_revision vpr_status max_vpr_mem num_primary_inputs num_primary_outputs num_pre_packed_nets num_pre_packed_blocks num_netlist_clocks num_post_packed_nets num_post_packed_blocks device_width device_height device_grid_tiles device_limiting_resources device_name pack_time placed_wirelength_est place_time min_chan_width routed_wirelength min_chan_width_route_success_iteration logic_block_area_total logic_block_area_used min_chan_width_routing_area_total min_chan_width_routing_area_per_tile min_chan_width_route_time
2-
k4_N10_memSize16384_memData64.xml ch_intrinsics.v common 1.15 0.03 8720 4 0.16 -1 -1 34028 -1 -1 72 99 1 0 v8.0.0-rc1-34-g650a1b901 success 20152 99 130 378 508 1 260 302 13 13 169 clb auto 0.05 638 0.19 34 1649 14 3.33e+06 2.28e+06 450788. 2667.39 0.21
3-
k4_N10_memSize16384_memData64.xml diffeq1.v common 2.79 0.01 7836 24 0.22 -1 -1 34432 -1 -1 70 162 0 5 v8.0.0-rc1-34-g650a1b901 success 25244 162 96 1207 1144 1 690 333 13 13 169 clb auto 0.13 4486 0.32 52 9464 34 3.33e+06 2.55e+06 671819. 3975.26 1.29
2+
k4_N10_memSize16384_memData64.xml ch_intrinsics.v common 1.26 0.04 8548 4 0.19 -1 -1 33940 -1 -1 72 99 1 0 v8.0.0-rc2-17-gbd4bdd9db success 25372 99 130 378 508 1 260 302 13 13 169 clb auto 0.05 638 0.21 34 1622 8 3.33e+06 2.28e+06 450788. 2667.39 0.13
3+
k4_N10_memSize16384_memData64.xml diffeq1.v common 2.87 0.03 7700 24 0.25 -1 -1 34236 -1 -1 70 162 0 5 v8.0.0-rc2-17-gbd4bdd9db success 30280 162 96 1207 1144 1 690 333 13 13 169 clb auto 0.14 4486 0.39 52 9580 27 3.33e+06 2.55e+06 671819. 3975.26 1.24

‎vtr_flow/tasks/regression_tests/vtr_reg_basic/basic_timing/config/golden_results.txt‎

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,3 @@
11
arch circuit script_params vtr_flow_elapsed_time error odin_synth_time max_odin_mem abc_depth abc_synth_time abc_cec_time abc_sec_time max_abc_mem ace_time max_ace_mem num_clb num_io num_memories num_mult vpr_revision vpr_status max_vpr_mem num_primary_inputs num_primary_outputs num_pre_packed_nets num_pre_packed_blocks num_netlist_clocks num_post_packed_nets num_post_packed_blocks device_width device_height device_grid_tiles device_limiting_resources device_name pack_time placed_wirelength_est place_time placed_CPD_est placed_setup_TNS_est placed_setup_WNS_est min_chan_width routed_wirelength min_chan_width_route_success_iteration logic_block_area_total logic_block_area_used min_chan_width_routing_area_total min_chan_width_routing_area_per_tile min_chan_width_route_time crit_path_routed_wirelength crit_path_route_success_iteration crit_path_total_nets_routed crit_path_total_connections_routed crit_path_total_heap_pushes crit_path_total_heap_pops critical_path_delay setup_TNS setup_WNS hold_TNS hold_WNS crit_path_routing_area_total crit_path_routing_area_per_tile crit_path_route_time
2-
k6_N10_mem32K_40nm.xml ch_intrinsics.v common 1.37 0.04 8752 3 0.17 -1 -1 34360 -1 -1 71 99 1 0 v8.0.0-rc1-34-g650a1b901 success 21588 99 130 363 493 1 256 301 13 13 169 clb auto 0.05 694 0.29 2.04196 -209.545 -2.04196 42 1232 14 6.63067e+06 4.37447e+06 396943. 2348.77 0.22 1211 24 756 1060 202792 79081 2.32164 -230.648 -2.32164 0 0 498890. 2952.01 0.04
3-
k6_N10_mem32K_40nm.xml diffeq1.v common 5.11 0.01 7864 15 0.28 -1 -1 34396 -1 -1 51 162 0 5 v8.0.0-rc1-34-g650a1b901 success 31284 162 96 1001 938 1 705 314 16 16 256 mult_36 auto 0.15 5483 0.65 19.6677 -1759.31 -19.6677 46 10428 46 1.21132e+07 4.72859e+06 696785. 2721.82 2.99 9414 23 3561 7308 2552626 683332 21.4678 -1934.91 -21.4678 0 0 894618. 3494.60 0.27
2+
k6_N10_mem32K_40nm.xml ch_intrinsics.v common 1.60 0.03 8576 3 0.17 -1 -1 34220 -1 -1 71 99 1 0 v8.0.0-rc2-17-gbd4bdd9db success 28536 99 130 363 493 1 256 301 13 13 169 clb auto 0.06 694 0.35 2.04196 -209.545 -2.04196 42 1232 14 6.63067e+06 4.37447e+06 396943. 2348.77 0.29 1211 24 756 1060 202792 79081 2.32164 -230.648 -2.32164 0 0 498890. 2952.01 0.05
3+
k6_N10_mem32K_40nm.xml diffeq1.v common 4.36 0.02 7776 15 0.33 -1 -1 34212 -1 -1 51 162 0 5 v8.0.0-rc2-17-gbd4bdd9db success 38268 162 96 1001 938 1 705 314 16 16 256 mult_36 auto 0.17 5483 0.77 19.6677 -1759.31 -19.6677 46 10428 46 1.21132e+07 4.72859e+06 696785. 2721.82 1.88 9414 23 3561 7308 2552626 683332 21.4678 -1934.91 -21.4678 0 0 894618. 3494.60 0.32

‎vtr_flow/tasks/regression_tests/vtr_reg_basic/basic_timing_no_sdc/config/golden_results.txt‎

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,2 +1,2 @@
11
arch circuit script_params vtr_flow_elapsed_time error odin_synth_time max_odin_mem abc_depth abc_synth_time abc_cec_time abc_sec_time max_abc_mem ace_time max_ace_mem num_clb num_io num_memories num_mult vpr_revision vpr_status max_vpr_mem num_primary_inputs num_primary_outputs num_pre_packed_nets num_pre_packed_blocks num_netlist_clocks num_post_packed_nets num_post_packed_blocks device_width device_height device_grid_tiles device_limiting_resources device_name pack_time placed_wirelength_est place_time placed_CPD_est placed_setup_TNS_est placed_setup_WNS_est min_chan_width routed_wirelength min_chan_width_route_success_iteration logic_block_area_total logic_block_area_used min_chan_width_routing_area_total min_chan_width_routing_area_per_tile min_chan_width_route_time crit_path_routed_wirelength crit_path_route_success_iteration crit_path_total_nets_routed crit_path_total_connections_routed crit_path_total_heap_pushes crit_path_total_heap_pops critical_path_delay setup_TNS setup_WNS hold_TNS hold_WNS crit_path_routing_area_total crit_path_routing_area_per_tile crit_path_route_time
2-
k6_N10_mem32K_40nm.xml mkPktMerge.v common 12.30 0.14 16704 2 0.09 -1 -1 34176 -1 -1 33 311 15 0 v8.0.0-rc1-34-g650a1b901 success 50756 311 156 972 1128 1 954 515 28 28 784 memory auto 0.28 7339 1.24 3.50082 -4199.76 -3.50082 36 13582 27 4.25198e+07 9.9985e+06 1.86960e+06 2384.70 8.46 12376 35 3518 3979 5974008 2193096 3.92354 -4832.49 -3.92354 -18.6448 -0.360359 2.30301e+06 2937.52 0.76
2+
k6_N10_mem32K_40nm.xml mkPktMerge.v common 7.70 0.09 16640 2 0.08 -1 -1 34004 -1 -1 33 311 15 0 v8.0.0-rc2-17-gbd4bdd9db success 54888 311 156 972 1128 1 954 515 28 28 784 memory auto 0.31 7339 1.43 3.50082 -4199.76 -3.50082 36 13582 27 4.25198e+07 9.9985e+06 1.86960e+06 2384.70 3.39 12376 35 3518 3979 5974008 2193096 3.92354 -4832.49 -3.92354 -18.6448 -0.360359 2.30301e+06 2937.52 0.85

0 commit comments

Comments
 (0)