File tree Expand file tree Collapse file tree 1 file changed +17
-1
lines changed
vtr_flow/benchmarks/verilog Expand file tree Collapse file tree 1 file changed +17
-1
lines changed Original file line number Diff line number Diff line change @@ -1785,7 +1785,23 @@ new_ram(
17851785 end
17861786
17871787 always @(* )
1788- begin
1788+ begin
1789+ next_state = state;
1790+ temp_statepeek = statepeek;
1791+ temp_data = data;
1792+ temp_datavalid = datavalid;
1793+ temp_waddress = waddress;
1794+ // For the unregistered values, we have to pick default behavior;
1795+ // these values are used in enough other defined states to appear to
1796+ // be reasonable fallbacks, but putting this here does change design
1797+ // intent:
1798+ tm3_sram_we = 8'b11111111 ;
1799+ tm3_sram_oe = 2'b11 ;
1800+ tm3_sram_adsp = 1'b1 ;
1801+ tm3_sram_data_xhdl0 = 0 ;
1802+ tm3_sram_addr = 0 ;
1803+ want_addr = 1'b1 ;
1804+ want_data = 1'b0 ;
17891805 case (state)
17901806 0 :
17911807 begin
You can’t perform that action at this time.
0 commit comments