The microprocessor should support simple interrupts. To be researched and decided: - Single interrupt line? - How to define ISR address? - How to identify cause for interrupt? - register accessible by instructions? (like scause in riscv spec) - memory mapped?
The microprocessor should support simple interrupts.
To be researched and decided: