forked from chipforge/StdCellLib
-
Notifications
You must be signed in to change notification settings - Fork 11
Open
Description
We could need a new kind of TVS (Topology vs. Synthesis) tool, which checks our designs (magic or GDS2) against this truthtable: https://gf180mcu-pdk.readthedocs.io/en/latest/physical_verification/design_manual/drm_04_4.html
The table is available in CSV format, it's referenced here: https://gf180mcu-pdk.readthedocs.io/en/latest/_sources/physical_verification/design_manual/drm_04_4.rst.txt
Reactions are currently unavailable
Metadata
Metadata
Assignees
Labels
No labels