[Request] - Didatic RISC-V #76
Description
Contact Details
Request Details
A Didatic RISC-V implementation with 3 phase pipeline, currently supporting RV32I Zmmul Zicsr extensions. It has been implemented in both Logisim Evolution and System Verilog
This project has been part of my college final paper and I play making small updates in the future.