Skip to content

Commit 4d84ee8

Browse files
hathachhathach
committed
update rt1060 sdk to version 2.8.5
1 parent ae4b0d7 commit 4d84ee8

File tree

162 files changed

+19090
-11360
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

162 files changed

+19090
-11360
lines changed

‎sdk/devices/MIMXRT1062/MIMXRT1062.h‎

Lines changed: 2299 additions & 58 deletions
Large diffs are not rendered by default.

‎sdk/devices/MIMXRT1062/MIMXRT1062.xml‎

Lines changed: 144 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -30249,6 +30249,78 @@ SPDX-License-Identifier: BSD-3-Clause
3024930249
</field>
3025030250
</fields>
3025130251
</register>
30252+
<register>
30253+
<name>USB1_LOOPBACK</name>
30254+
<description>USB Loopback Test Register</description>
30255+
<addressOffset>0x1E0</addressOffset>
30256+
<size>32</size>
30257+
<access>read-write</access>
30258+
<resetValue>0</resetValue>
30259+
<resetMask>0xFFFFFFFF</resetMask>
30260+
<fields>
30261+
<field>
30262+
<name>UTMI_TESTSTART</name>
30263+
<description>Setting this bit can enable 1</description>
30264+
<bitOffset>0</bitOffset>
30265+
<bitWidth>1</bitWidth>
30266+
<access>read-write</access>
30267+
</field>
30268+
</fields>
30269+
</register>
30270+
<register>
30271+
<name>USB1_LOOPBACK_SET</name>
30272+
<description>USB Loopback Test Register</description>
30273+
<addressOffset>0x1E4</addressOffset>
30274+
<size>32</size>
30275+
<access>read-write</access>
30276+
<resetValue>0</resetValue>
30277+
<resetMask>0xFFFFFFFF</resetMask>
30278+
<fields>
30279+
<field>
30280+
<name>UTMI_TESTSTART</name>
30281+
<description>Setting this bit can enable 1</description>
30282+
<bitOffset>0</bitOffset>
30283+
<bitWidth>1</bitWidth>
30284+
<access>read-write</access>
30285+
</field>
30286+
</fields>
30287+
</register>
30288+
<register>
30289+
<name>USB1_LOOPBACK_CLR</name>
30290+
<description>USB Loopback Test Register</description>
30291+
<addressOffset>0x1E8</addressOffset>
30292+
<size>32</size>
30293+
<access>read-write</access>
30294+
<resetValue>0</resetValue>
30295+
<resetMask>0xFFFFFFFF</resetMask>
30296+
<fields>
30297+
<field>
30298+
<name>UTMI_TESTSTART</name>
30299+
<description>Setting this bit can enable 1</description>
30300+
<bitOffset>0</bitOffset>
30301+
<bitWidth>1</bitWidth>
30302+
<access>read-write</access>
30303+
</field>
30304+
</fields>
30305+
</register>
30306+
<register>
30307+
<name>USB1_LOOPBACK_TOG</name>
30308+
<description>USB Loopback Test Register</description>
30309+
<addressOffset>0x1EC</addressOffset>
30310+
<size>32</size>
30311+
<access>read-write</access>
30312+
<resetValue>0</resetValue>
30313+
<resetMask>0xFFFFFFFF</resetMask>
30314+
<fields>
30315+
<field>
30316+
<name>UTMI_TESTSTART</name>
30317+
<description>Setting this bit can enable 1</description>
30318+
<bitOffset>0</bitOffset>
30319+
<bitWidth>1</bitWidth>
30320+
<access>read-write</access>
30321+
</field>
30322+
</fields>
30323+
</register>
3025230324
<register>
3025330325
<name>USB1_MISC</name>
3025430326
<description>USB Misc Register</description>
@@ -31075,6 +31147,78 @@ SPDX-License-Identifier: BSD-3-Clause
3107531147
</field>
3107631148
</fields>
3107731149
</register>
31150+
<register>
31151+
<name>USB2_LOOPBACK</name>
31152+
<description>USB Loopback Test Register</description>
31153+
<addressOffset>0x240</addressOffset>
31154+
<size>32</size>
31155+
<access>read-write</access>
31156+
<resetValue>0</resetValue>
31157+
<resetMask>0xFFFFFFFF</resetMask>
31158+
<fields>
31159+
<field>
31160+
<name>UTMI_TESTSTART</name>
31161+
<description>Setting this bit can enable 1</description>
31162+
<bitOffset>0</bitOffset>
31163+
<bitWidth>1</bitWidth>
31164+
<access>read-write</access>
31165+
</field>
31166+
</fields>
31167+
</register>
31168+
<register>
31169+
<name>USB2_LOOPBACK_SET</name>
31170+
<description>USB Loopback Test Register</description>
31171+
<addressOffset>0x244</addressOffset>
31172+
<size>32</size>
31173+
<access>read-write</access>
31174+
<resetValue>0</resetValue>
31175+
<resetMask>0xFFFFFFFF</resetMask>
31176+
<fields>
31177+
<field>
31178+
<name>UTMI_TESTSTART</name>
31179+
<description>Setting this bit can enable 1</description>
31180+
<bitOffset>0</bitOffset>
31181+
<bitWidth>1</bitWidth>
31182+
<access>read-write</access>
31183+
</field>
31184+
</fields>
31185+
</register>
31186+
<register>
31187+
<name>USB2_LOOPBACK_CLR</name>
31188+
<description>USB Loopback Test Register</description>
31189+
<addressOffset>0x248</addressOffset>
31190+
<size>32</size>
31191+
<access>read-write</access>
31192+
<resetValue>0</resetValue>
31193+
<resetMask>0xFFFFFFFF</resetMask>
31194+
<fields>
31195+
<field>
31196+
<name>UTMI_TESTSTART</name>
31197+
<description>Setting this bit can enable 1</description>
31198+
<bitOffset>0</bitOffset>
31199+
<bitWidth>1</bitWidth>
31200+
<access>read-write</access>
31201+
</field>
31202+
</fields>
31203+
</register>
31204+
<register>
31205+
<name>USB2_LOOPBACK_TOG</name>
31206+
<description>USB Loopback Test Register</description>
31207+
<addressOffset>0x24C</addressOffset>
31208+
<size>32</size>
31209+
<access>read-write</access>
31210+
<resetValue>0</resetValue>
31211+
<resetMask>0xFFFFFFFF</resetMask>
31212+
<fields>
31213+
<field>
31214+
<name>UTMI_TESTSTART</name>
31215+
<description>Setting this bit can enable 1</description>
31216+
<bitOffset>0</bitOffset>
31217+
<bitWidth>1</bitWidth>
31218+
<access>read-write</access>
31219+
</field>
31220+
</fields>
31221+
</register>
3107831222
<register>
3107931223
<name>USB2_MISC</name>
3108031224
<description>USB Misc Register</description>

‎sdk/devices/MIMXRT1062/MIMXRT1062_features.h‎

Lines changed: 71 additions & 22 deletions
Original file line numberDiff line numberDiff line change
@@ -1,13 +1,13 @@
11
/*
22
** ###################################################################
33
** Version: rev. 1.0, 2018-11-16
4-
** Build: b190319
4+
** Build: b200211
55
**
66
** Abstract:
77
** Chip specific module features.
88
**
99
** Copyright 2016 Freescale Semiconductor, Inc.
10-
** Copyright 2016-2019 NXP
10+
** Copyright 2016-2020 NXP
1111
** All rights reserved.
1212
**
1313
** SPDX-License-Identifier: BSD-3-Clause
@@ -123,6 +123,8 @@
123123
#define FSL_FEATURE_SOC_USBNC_COUNT (2)
124124
/* @brief USBPHY availability on the SoC. */
125125
#define FSL_FEATURE_SOC_USBPHY_COUNT (2)
126+
/* @brief USB_ANALOG availability on the SoC. */
127+
#define FSL_FEATURE_SOC_USB_ANALOG_COUNT (1)
126128
/* @brief USDHC availability on the SoC. */
127129
#define FSL_FEATURE_SOC_USDHC_COUNT (2)
128130
/* @brief WDOG availability on the SoC. */
@@ -134,7 +136,6 @@
134136
/* @brief XTALOSC24M availability on the SoC. */
135137
#define FSL_FEATURE_SOC_XTALOSC24M_COUNT (1)
136138

137-
#define FSL_FEATURE_SOC_USB_ANALOG_COUNT (2)
138139
/* ADC module features */
139140

140141
/* @brief Remove Hardware Trigger feature. */
@@ -148,6 +149,8 @@
148149

149150
/* @brief Has DMA model control(bit field CTRL[DMA_MODE_SEL]). */
150151
#define FSL_FEATURE_ADC_ETC_HAS_CTRL_DMA_MODE_SEL (1)
152+
/* @brief Has TRIGm_CHAIN_a_b IEn_EN. */
153+
#define FSL_FEATURE_ADC_ETC_HAS_TRIGm_CHAIN_a_b_IEn_EN (0)
151154

152155
/* AOI module features */
153156

@@ -208,6 +211,11 @@
208211
/* @brief Has extra MB interrupt or common one. */
209212
#define FSL_FEATURE_FLEXCAN_HAS_EXTRA_MB_INT (1)
210213

214+
/* CCM module features */
215+
216+
/* @brief Is affected by errata with ID 50235 (Incorrect clock setting for CAN affects by LPUART clock gate). */
217+
#define FSL_FEATURE_CCM_HAS_ERRATA_50235 (1)
218+
211219
/* CMP module features */
212220

213221
/* @brief Has Trigger mode in CMP (register bit field CR1[TRIGM]). */
@@ -223,6 +231,23 @@
223231
/* @brief Has DAC Test function in CMP (register DACTEST). */
224232
#define FSL_FEATURE_CMP_HAS_DAC_TEST (0)
225233

234+
/* DCDC module features */
235+
236+
/* @brief Has CTRL register (register CTRL0/1). */
237+
#define FSL_FEATURE_DCDC_HAS_CTRL_REG (0)
238+
/* @brief DCDC VDD output count. */
239+
#define FSL_FEATURE_DCDC_VDD_OUTPUT_COUNT (1)
240+
/* @brief Has no current alert function (register bit field REG0[CURRENT_ALERT_RESET]). */
241+
#define FSL_FEATURE_DCDC_HAS_NO_CURRENT_ALERT_FUNC (0)
242+
/* @brief Has switching converter differential mode (register bit field REG1[LOOPCTRL_EN_DF_HYST]). */
243+
#define FSL_FEATURE_DCDC_HAS_SWITCHING_CONVERTER_DIFFERENTIAL_MODE (0)
244+
/* @brief Has register bit field REG0[REG_DCDC_IN_DET]. */
245+
#define FSL_FEATURE_DCDC_HAS_REG0_DCDC_IN_DET (0)
246+
/* @brief Has no register bit field REG0[EN_LP_OVERLOAD_SNS]. */
247+
#define FSL_FEATURE_DCDC_HAS_NO_REG0_EN_LP_OVERLOAD_SNS (0)
248+
/* @brief Has register bit field REG3[REG_FBK_SEL]). */
249+
#define FSL_FEATURE_DCDC_HAS_REG3_FBK_SEL (0)
250+
226251
/* EDMA module features */
227252

228253
/* @brief Number of DMA channels (related to number of registers TCD, DCHPRI, bit fields ERQ[ERQn], EEI[EEIn], INT[INTn], ERR[ERRn], HRS[HRSn] and bit field widths ES[ERRCHN], CEEI[CEEI], SEEI[SEEI], CERQ[CERQ], SERQ[SERQ], CDNE[CDNE], SSRT[SSRT], CERR[CERR], CINT[CINT], TCDn_CITER_ELINKYES[LINKCH], TCDn_CSR[MAJORLINKCH], TCDn_BITER_ELINKYES[LINKCH]). (Valid only for eDMA modules.) */
@@ -267,6 +292,18 @@
267292
#define FSL_FEATURE_ENET_HAS_EXTEND_MDIO (1)
268293
/* @brief Has Additional 1588 Timer Channel Interrupt. */
269294
#define FSL_FEATURE_ENET_HAS_ADD_1588_TIMER_CHN_INT (0)
295+
/* @brief Support Interrupt Coalesce for each instance */
296+
#define FSL_FEATURE_ENET_INSTANCE_HAS_INTERRUPT_COALESCEn(x) (1)
297+
/* @brief Queue Size for each instance. */
298+
#define FSL_FEATURE_ENET_INSTANCE_QUEUEn(x) (1)
299+
/* @brief Has AVB Support for each instance. */
300+
#define FSL_FEATURE_ENET_INSTANCE_HAS_AVBn(x) (0)
301+
/* @brief Has Timer Pulse Width control for each instance. */
302+
#define FSL_FEATURE_ENET_INSTANCE_HAS_TIMER_PWCONTROLn(x) (1)
303+
/* @brief Has Extend MDIO Support for each instance. */
304+
#define FSL_FEATURE_ENET_INSTANCE_HAS_EXTEND_MDIOn(x) (1)
305+
/* @brief Has Additional 1588 Timer Channel Interrupt for each instance. */
306+
#define FSL_FEATURE_ENET_INSTANCE_HAS_ADD_1588_TIMER_CHN_INTn(x) (0)
270307

271308
/* EWM module features */
272309

@@ -306,13 +343,19 @@
306343
#define FSL_FEATURE_FLEXRAM_INTERNAL_RAM_BANK_SIZE (32768)
307344
/* @brief Total Bank numbers */
308345
#define FSL_FEATURE_FLEXRAM_INTERNAL_RAM_TOTAL_BANK_NUMBERS (16)
346+
/* @brief Has FLEXRAM_MAGIC_ADDR. */
347+
#define FSL_FEATURE_FLEXRAM_HAS_MAGIC_ADDR (0)
309348

310349
/* FLEXSPI module features */
311350

312351
/* @brief FlexSPI AHB buffer count */
313352
#define FSL_FEATURE_FLEXSPI_AHB_BUFFER_COUNTn(x) (4)
314353
/* @brief FlexSPI has no data learn. */
315354
#define FSL_FEATURE_FLEXSPI_HAS_NO_DATA_LEARN (1)
355+
/* @brief There is AHBBUSERROREN bit in INTEN register. */
356+
#define FSL_FEATURE_FLEXSPI_HAS_INTEN_AHBBUSERROREN (0)
357+
/* @brief There is CLRAHBTX_RXBUF bit in AHBCR register. */
358+
#define FSL_FEATURE_FLEXSPI_HAS_AHBCR_CLRAHBTX_RXBUF (0)
316359

317360
/* GPC module features */
318361

@@ -443,7 +486,12 @@
443486

444487
/* OCOTP module features */
445488

446-
/* No feature definitions */
489+
/* @brief Has timing control, (register TIMING). */
490+
#define FSL_FEATURE_OCOTP_HAS_TIMING_CTRL (1)
491+
/* @brief Support lock eFuse word write lock, (CTRL[WORDLOCK]). */
492+
#define FSL_FEATURE_OCOTP_HAS_WORDLOCK (0)
493+
/* @brief Has status register. (Register HW_OCOTP_OUT_STATUS0). */
494+
#define FSL_FEATURE_OCOTP_HAS_STATUS (0)
447495

448496
/* PIT module features */
449497

@@ -465,24 +513,12 @@
465513

466514
/* PWM module features */
467515

468-
/* @brief Number of each EflexPWM module channels (outputs). */
469-
#define FSL_FEATURE_PWM_CHANNEL_COUNT (12U)
470-
/* @brief Number of EflexPWM module A channels (outputs). */
471-
#define FSL_FEATURE_PWM_CHANNELA_COUNT (4U)
472-
/* @brief Number of EflexPWM module B channels (outputs). */
473-
#define FSL_FEATURE_PWM_CHANNELB_COUNT (4U)
474-
/* @brief Number of EflexPWM module X channels (outputs). */
475-
#define FSL_FEATURE_PWM_CHANNELX_COUNT (4U)
476-
/* @brief Number of each EflexPWM module compare channels interrupts. */
477-
#define FSL_FEATURE_PWM_CMP_INT_HANDLER_COUNT (4U)
478-
/* @brief Number of each EflexPWM module reload channels interrupts. */
479-
#define FSL_FEATURE_PWM_RELOAD_INT_HANDLER_COUNT (4U)
480-
/* @brief Number of each EflexPWM module capture channels interrupts. */
481-
#define FSL_FEATURE_PWM_CAP_INT_HANDLER_COUNT (1U)
482-
/* @brief Number of each EflexPWM module reload error channels interrupts. */
483-
#define FSL_FEATURE_PWM_RERR_INT_HANDLER_COUNT (1U)
484-
/* @brief Number of each EflexPWM module fault channels interrupts. */
485-
#define FSL_FEATURE_PWM_FAULT_INT_HANDLER_COUNT (1U)
516+
/* @brief If EflexPWM has module A channels (outputs). */
517+
#define FSL_FEATURE_PWM_HAS_CHANNELA (1)
518+
/* @brief If EflexPWM has module B channels (outputs). */
519+
#define FSL_FEATURE_PWM_HAS_CHANNELB (1)
520+
/* @brief If EflexPWM has module X channels (outputs). */
521+
#define FSL_FEATURE_PWM_HAS_CHANNELX (1)
486522
/* @brief Number of submodules in each EflexPWM module. */
487523
#define FSL_FEATURE_PWM_SUBMODULE_COUNT (4U)
488524

@@ -590,6 +626,8 @@
590626
#define FSL_FEATURE_SRC_HAS_SRSR_RESET_OUT (0)
591627
/* @brief There is WDOG3_RST_B bit in SRSR register. */
592628
#define FSL_FEATURE_SRC_HAS_SRSR_WDOG3_RST_B (1)
629+
/* @brief There is JTAG_SW_RST bit in SRSR register. */
630+
#define FSL_FEATURE_SRC_HAS_SRSR_JTAG_SW_RST (1)
593631
/* @brief There is SW bit in SRSR register. */
594632
#define FSL_FEATURE_SRC_HAS_SRSR_SW (0)
595633
/* @brief There is IPP_USER_RESET_B bit in SRSR register. */
@@ -628,6 +666,13 @@
628666
/* @brief Number of endpoints supported */
629667
#define FSL_FEATURE_USBHS_ENDPT_COUNT (8)
630668

669+
/* USBPHY module features */
670+
671+
/* @brief USBPHY contain DCD analog module */
672+
#define FSL_FEATURE_USBPHY_HAS_DCD_ANALOG (0)
673+
/* @brief USBPHY has register TRIM_OVERRIDE_EN */
674+
#define FSL_FEATURE_USBPHY_HAS_TRIM_OVERRIDE_EN (0)
675+
631676
/* USDHC module features */
632677

633678
/* @brief Has external DMA support (VEND_SPEC[EXT_DMA_EN]) */
@@ -638,6 +683,10 @@
638683
#define FSL_FEATURE_USDHC_HAS_SDR50_MODE (1)
639684
/* @brief Has SDR104 support (HOST_CTRL_CAP[SDR104_SUPPORT]) */
640685
#define FSL_FEATURE_USDHC_HAS_SDR104_MODE (1)
686+
/* @brief USDHC has reset control */
687+
#define FSL_FEATURE_USDHC_HAS_RESET (0)
688+
/* @brief USDHC has no bitfield WTMK_LVL[WR_BRST_LEN] and WTMK_LVL[RD_BRST_LEN] */
689+
#define FSL_FEATURE_USDHC_HAS_NO_RW_BURST_LEN (0)
641690

642691
/* XBARA module features */
643692

0 commit comments

Comments
 (0)