List view

• Implementation of the Firmware

  This is the implementation of the Design (programming the firmware)

  No due date

  •3/7 issues closed
  42% complete4 open3 closed

• Design of Timer Clock (Software Architecture)

  This is the design of the firmware architecture of the Timer Clock.

  No due date

  •3/3 issues closed
  100% complete0 open3 closed

• Redesign of Timer Clock PT1 -> PT2 (Improvements)

  With the collected experience of the PT1 (V1.0) some improvements can be implemented

  No due date

  •0/2 issues closed
  0% complete2 open0 closed

• Redesign of Timer Clock PT1 -> PT2 (Bug fixing)

  All bugs of PT1 (V1.0) have been recorded. This milestone represents the bugfixing stage of the the redesign PT1 -> PT2

  No due date

  •22/25 issues closed
  88% complete3 open22 closed