Skip to content

Commit c8532d7

Browse files
yashshah7claudiubeznea
authored andcommitted
macb: bindings doc: add sifive fu540-c000 binding
Add the compatibility string documentation for SiFive FU540-C0000 interface. On the FU540, this driver also needs to read and write registers in a management IP block that monitors or drives boundary signals for the GEMGXL IP block that are not directly mapped to GEMGXL registers. Therefore, add additional range to "reg" property for SiFive GEMGXL management IP registers. Signed-off-by: Yash Shah <yash.shah@sifive.com> Reviewed-by: Paul Walmsley <paul.walmsley@sifive.com> Signed-off-by: David S. Miller <davem@davemloft.net>
1 parent 966d7d1 commit c8532d7

File tree

1 file changed

+3
-0
lines changed
  • Documentation/devicetree/bindings/net

1 file changed

+3
-0
lines changed

Documentation/devicetree/bindings/net/macb.txt

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -15,8 +15,11 @@ Required properties:
1515
Use "atmel,sama5d4-gem" for the GEM IP (10/100) available on Atmel sama5d4 SoCs.
1616
Use "cdns,zynq-gem" Xilinx Zynq-7xxx SoC.
1717
Use "cdns,zynqmp-gem" for Zynq Ultrascale+ MPSoC.
18+
Use "sifive,fu540-macb" for SiFive FU540-C000 SoC.
1819
Or the generic form: "cdns,emac".
1920
- reg: Address and length of the register set for the device
21+
For "sifive,fu540-macb", second range is required to specify the
22+
address and length of the registers for GEMGXL Management block.
2023
- interrupts: Should contain macb interrupt
2124
- phy-mode: See ethernet.txt file in the same directory.
2225
- clock-names: Tuple listing input clock names.

0 commit comments

Comments
 (0)