32-Bit RISC Processor and Assembler - A Simulation using Logism Designed and implemented using Logism as a part of the Computer Organization and Architecture Lab Documentaion CPU Documentation Assembler Documentation Example Assembly Program
