Skip to content

Actions: intel/rohd

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
281 workflow runs
281 workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
pages build and deployment pages-build-deployment #197: by github-pages Bot
53s docs
docs
53s
Pruning, empty disconnected ports, and removal of unused signals General #1221: Pull request #638 synchronize by mkorbel1
26m 11s mkorbel1:unconnected_sv_ports
mkorbel1:unconnected_sv_ports
26m 11s
Mark bit ranges of swizzles with comments in generated SystemVerilog … Build ROHD devtool #71: Commit e8c2d1f pushed by mkorbel1
5m 45s main
main
5m 45s
Mark bit ranges of swizzles with comments in generated SystemVerilog … General #1220: Commit e8c2d1f pushed by mkorbel1
24m 41s main
main
24m 41s
Pruning, empty disconnected ports, and removal of unused signals General #1219: Pull request #638 synchronize by mkorbel1
23m 14s mkorbel1:unconnected_sv_ports
mkorbel1:unconnected_sv_ports
23m 14s
Mark bit ranges of swizzles with comments in generated SystemVerilog General #1218: Pull request #627 synchronize by mkorbel1
19m 36s mkorbel1:mark_swiz_bit_ranges
mkorbel1:mark_swiz_bit_ranges
19m 36s
Pruning, empty disconnected ports, and removal of unused signals General #1217: Pull request #638 synchronize by mkorbel1
18m 6s mkorbel1:unconnected_sv_ports
mkorbel1:unconnected_sv_ports
18m 6s
pages build and deployment pages-build-deployment #196: by github-pages Bot
44s docs
docs
44s
Fix bug where partial array assignments could cause missing assignmen… General #1216: Commit 10f8572 pushed by mkorbel1
26m 47s main
main
26m 47s
Fix bug where partial array assignments could cause missing assignmen… Build ROHD devtool #70: Commit 10f8572 pushed by mkorbel1
6m 2s main
main
6m 2s
Fix bug where partial array assignments could cause missing assignments in generated outputs General #1215: Pull request #637 synchronize by mkorbel1
25m 46s mkorbel1:arr_port_partial
mkorbel1:arr_port_partial
25m 46s
Fix bug where partial array assignments could cause missing assignments in generated outputs General #1214: Pull request #637 opened by mkorbel1
13m 22s mkorbel1:arr_port_partial
mkorbel1:arr_port_partial
13m 22s
pages build and deployment pages-build-deployment #195: by github-pages Bot
36s docs
docs
36s
Improve SSA error debuggability with hierarchy (#635) General #1213: Commit d102696 pushed by mkorbel1
25m 5s main
main
25m 5s
Improve SSA error debuggability with hierarchy (#635) Build ROHD devtool #69: Commit d102696 pushed by mkorbel1
9m 45s main
main
9m 45s
Improve SSA error debuggability with hierarchy General #1212: Pull request #635 synchronize by mkorbel1
23m 12s mkorbel1:ssa_hier_err
mkorbel1:ssa_hier_err
23m 12s
Mark bit ranges of swizzles with comments in generated SystemVerilog General #1211: Pull request #627 synchronize by mkorbel1
18m 46s mkorbel1:mark_swiz_bit_ranges
mkorbel1:mark_swiz_bit_ranges
18m 46s
Mark bit ranges of swizzles with comments in generated SystemVerilog General #1210: Pull request #627 synchronize by mkorbel1
6m 54s mkorbel1:mark_swiz_bit_ranges
mkorbel1:mark_swiz_bit_ranges
6m 54s
Mark bit ranges of swizzles with comments in generated SystemVerilog General #1209: Pull request #627 synchronize by mkorbel1
5m 38s mkorbel1:mark_swiz_bit_ranges
mkorbel1:mark_swiz_bit_ranges
5m 38s
Mark bit ranges of swizzles with comments in generated SystemVerilog General #1208: Pull request #627 synchronize by mkorbel1
5m 34s mkorbel1:mark_swiz_bit_ranges
mkorbel1:mark_swiz_bit_ranges
5m 34s
Mark bit ranges of swizzles with comments in generated SystemVerilog General #1207: Pull request #627 synchronize by mkorbel1
11m 31s mkorbel1:mark_swiz_bit_ranges
mkorbel1:mark_swiz_bit_ranges
11m 31s
Mark bit ranges of swizzles with comments in generated SystemVerilog General #1206: Pull request #627 synchronize by mkorbel1
9m 1s mkorbel1:mark_swiz_bit_ranges
mkorbel1:mark_swiz_bit_ranges
9m 1s
Mark bit ranges of swizzles with comments in generated SystemVerilog General #1205: Pull request #627 synchronize by mkorbel1
5m 18s mkorbel1:mark_swiz_bit_ranges
mkorbel1:mark_swiz_bit_ranges
5m 18s
Mark bit ranges of swizzles with comments in generated SystemVerilog General #1204: Pull request #627 synchronize by mkorbel1
5m 30s mkorbel1:mark_swiz_bit_ranges
mkorbel1:mark_swiz_bit_ranges
5m 30s
Mark bit ranges of swizzles with comments in generated SystemVerilog General #1203: Pull request #627 synchronize by mkorbel1
5m 28s mkorbel1:mark_swiz_bit_ranges
mkorbel1:mark_swiz_bit_ranges
5m 28s