You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Verilog: create symbol_exprt without ID_base_name field
The type checker now re-creates the symbol expressions, which removes the
ID_base_name field. In turn, this enables more re-use in all the flattening
solvers.
0 commit comments