Skip to content

Commit feaa716

Browse files
committed
dt-bindings: soc: microchip: document the simple-mfd syscon on PolarFire SoC
"mss-top-sysreg" contains clocks, pinctrl, resets, an interrupt controller and more. At this point, only the reset controller child is described as that's all that is described by the existing bindings. The clock controller already has a dedicated node, and will retain it as there are other clock regions, so like the mailbox, a compatible-based lookup of the syscon is sufficient to keep the clock driver working as before, so no child is needed. There's also an interrupt multiplexing service provided by this syscon, for which there is work in progress at [1]. Link: https://lore.kernel.org/linux-gpio/20240723-uncouple-enforcer-7c48e4a4fefe@wendy/ [1] Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
1 parent 3a86608 commit feaa716

File tree

1 file changed

+47
-0
lines changed

1 file changed

+47
-0
lines changed
Lines changed: 47 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,47 @@
1+
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
2+
%YAML 1.2
3+
---
4+
$id: http://devicetree.org/schemas/soc/microchip/microchip,mpfs-mss-top-sysreg.yaml#
5+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6+
7+
title: Microchip PolarFire SoC Microprocessor Subsystem (MSS) sysreg register region
8+
9+
maintainers:
10+
- Conor Dooley <conor.dooley@microchip.com>
11+
12+
description:
13+
An wide assortment of registers that control elements of the MSS on PolarFire
14+
SoC, including pinmuxing, resets and clocks among others.
15+
16+
properties:
17+
compatible:
18+
items:
19+
- const: microchip,mpfs-mss-top-sysreg
20+
- const: syscon
21+
22+
reg:
23+
maxItems: 1
24+
25+
'#reset-cells':
26+
description:
27+
The AHB/AXI peripherals on the PolarFire SoC have reset support, so
28+
from CLK_ENVM to CLK_CFM. The reset consumer should specify the
29+
desired peripheral via the clock ID in its "resets" phandle cell.
30+
See include/dt-bindings/clock/microchip,mpfs-clock.h for the full list
31+
of PolarFire clock/reset IDs.
32+
const: 1
33+
34+
required:
35+
- compatible
36+
- reg
37+
38+
additionalProperties: false
39+
40+
examples:
41+
- |
42+
syscon@20002000 {
43+
compatible = "microchip,mpfs-mss-top-sysreg", "syscon";
44+
reg = <0x20002000 0x1000>;
45+
#reset-cells = <1>;
46+
};
47+

0 commit comments

Comments
 (0)