Skip to content

Commit a827004

Browse files
committed
HSD #14025277517-1: arm64: dts: stratix10: Add Async
interrupt support Add Async interrupt support to Stratix10 SoC FPGA Signed-off-by: Mahesh Rao <mahesh.rao@altera.com>
1 parent 583a5ab commit a827004

File tree

1 file changed

+3
-0
lines changed

1 file changed

+3
-0
lines changed

arch/arm64/boot/dts/altera/socfpga_stratix10.dtsi

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -6,6 +6,7 @@
66
/dts-v1/;
77
#include <dt-bindings/reset/altr,rst-mgr-s10.h>
88
#include <dt-bindings/gpio/gpio.h>
9+
#include <dt-bindings/interrupt-controller/arm-gic.h>
910
#include <dt-bindings/clock/stratix10-clock.h>
1011

1112
/ {
@@ -74,6 +75,8 @@
7475
compatible = "intel,stratix10-svc";
7576
method = "smc";
7677
memory-region = <&service_reserved>;
78+
interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>;
79+
interrupt-parent = <&intc>;
7780

7881
fpga_mgr: fpga-mgr {
7982
compatible = "intel,stratix10-soc-fpga-mgr";

0 commit comments

Comments
 (0)