Skip to content

Commit 6bb9c35

Browse files
HSD#16026967164: arm64: dts: intel: Disable 1.8V, HS200 and HS400 for Agilex5 eMMC
Disable 1.8V signaling and high-speed eMMC modes (HS200/HS400) for the eMMC controller on Intel SoCFPGA Agilex5 SOCDK. Changes: - Add no-1-8-v property to disable 1.8V signaling capability - Remove mmc-hs200-1_8v property (HS200 mode at 1.8V) - Remove mmc-hs400-1_8v property (HS400 mode at 1.8V) This forces the eMMC to operate with 3.3V signaling only and disables the high-speed modes that require 1.8V operation, ensuring better hardware compatibility. Signed-off-by: Tanmay Kathpalia <tanmay.kathpalia@altera.com>
1 parent f9bdb52 commit 6bb9c35

File tree

1 file changed

+1
-2
lines changed

1 file changed

+1
-2
lines changed

arch/arm64/boot/dts/intel/socfpga_agilex5_socdk_emmc.dts

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -13,11 +13,10 @@
1313
status = "okay";
1414
no-sd;
1515
no-sdio;
16+
no-1-8-v;
1617
disable-wp;
1718
non-removable;
1819
cap-mmc-highspeed;
19-
mmc-hs200-1_8v;
20-
mmc-hs400-1_8v;
2120

2221
bus-width = <8>;
2322
vmmc-supply = <&sd_emmc_power>;

0 commit comments

Comments
 (0)