This repository was archived by the owner on Apr 29, 2026. It is now read-only.
Commit 9aebe8f
committed
Enhance digital synthesis in
- Introduced a mechanism to detect constant nodes produced by unnamed INPUT models, improving synthesis accuracy.
- Updated the evaluation logic to utilize constant values, enhancing performance and reducing unnecessary computations.
- Refactored the mask computation and cone building functions for better clarity and efficiency.
- Updated `README.md` with new CMake configuration options for improved CUDA support during the build process.pe_synth.h with constant node detection and evaluation improvements1 parent fc7b0b7 commit 9aebe8f
5 files changed
Lines changed: 1051 additions & 80 deletions
File tree
- include/phy_engine/verilog/digital
- test/0015.verilog_compile
| Original file line number | Diff line number | Diff line change | |
|---|---|---|---|
| |||
154 | 154 | | |
155 | 155 | | |
156 | 156 | | |
157 | | - | |
| 157 | + | |
158 | 158 | | |
159 | 159 | | |
160 | 160 | | |
| |||
0 commit comments