Skip to content

Commit ca2d6d1

Browse files
committed
Comms done
1 parent 46cfb42 commit ca2d6d1

3 files changed

Lines changed: 36 additions & 0 deletions

File tree

Core/Inc/PCU/Comms/Comms.hpp

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -13,6 +13,7 @@ class Comms{
1313
inline static float current_reference_received{0.0f};
1414
inline static float Vmax_control_received{0.0f};
1515
inline static float speed_reference_received{0.0f};
16+
inline static bool reset_bypass_received{false};
1617

1718
static void start();
1819
static void update();

Core/Src/PCU/Actuators/PWMActuators.cpp

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -25,6 +25,10 @@ void PWMActuators::init(ST_LIB::DualPWM<Pinout::tim_decl,Pinout::U_PWM_pin,Pinou
2525
U_Dual->set_duty_cycle(0.0f);
2626
V_Dual->set_duty_cycle(0.0f);
2727
W_Dual->set_duty_cycle(0.0f);
28+
29+
U_Dual->turn_on();
30+
V_Dual->turn_on();
31+
W_Dual->turn_on();
2832
PCU::control_data.pwm_active = PWM_ACTIVE::DISABLE;
2933
}
3034

Core/Src/PCU/Comms/Comms.cpp

Lines changed: 31 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -59,4 +59,35 @@ void Comms::start()
5959
Sensors::gd_ready_b
6060
);
6161
DataPackets::start();
62+
63+
OrderPackets::Reset_Bypass_init(reset_bypass_received);
64+
65+
OrderPackets::Send_Reference_Current_init(
66+
frequency_space_vector_received,
67+
frequency_received,
68+
current_reference_received,
69+
Vmax_control_received
70+
);
71+
72+
OrderPackets::Send_Reference_Speed_init(
73+
speed_reference_received,
74+
frequency_received,
75+
Vmax_control_received
76+
);
77+
78+
OrderPackets::Start_SVPWM_init(
79+
frequency_space_vector_received,
80+
frequency_received,
81+
Vmax_control_received,
82+
Vmax_control_received
83+
);
84+
85+
OrderPackets::Zeroing_init();
86+
OrderPackets::Stop_Motor_init();
87+
88+
}
89+
90+
void Comms::update()
91+
{
92+
DataPackets::update();
6293
}

0 commit comments

Comments
 (0)