This repository was archived by the owner on Nov 6, 2020. It is now read-only.
-
Notifications
You must be signed in to change notification settings - Fork 0
Expand file tree
/
Copy pathAss1.cpu
More file actions
336 lines (289 loc) · 23.4 KB
/
Ass1.cpu
File metadata and controls
336 lines (289 loc) · 23.4 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE Machine [
<!ELEMENT Machine (PunctChar*, Field*, FileChannel*, Register*, RegisterArray*, ConditionBit*, RAM*, Set*, Test*, Increment*, Shift*, Logical*, Arithmetic*, Branch*, TransferRtoR*, TransferRtoA*, TransferAtoR*, Decode*, SetCondBit*, IO*, MemoryAccess*, End, Comment*, EQU*, FetchSequence, MachineInstruction*, HighlightingInfo?, LoadingInfo?, IndexingInfo?, ProgramCounterInfo?, ModuleWindowsInfo?) >
<!ATTLIST Machine name CDATA "unnamed">
<!ELEMENT PunctChar EMPTY>
<!ATTLIST PunctChar char CDATA #REQUIRED use (symbol|token|label|comment|pseudo|illegal) #REQUIRED>
<!ELEMENT Field (FieldValue*)>
<!ATTLIST Field name CDATA #REQUIRED type (required|optional|ignored) #REQUIRED numBits CDATA #REQUIRED relativity (absolute|pcRelativePreIncr|pcRelativePostIncr) #REQUIRED defaultValue CDATA #REQUIRED signed (true|false) #REQUIRED id ID #REQUIRED>
<!ELEMENT FieldValue EMPTY>
<!ATTLIST FieldValue name CDATA #REQUIRED value CDATA #REQUIRED>
<!ELEMENT FileChannel EMPTY>
<!ATTLIST FileChannel file CDATA #REQUIRED id CDATA #REQUIRED>
<!ELEMENT Register EMPTY>
<!ATTLIST Register name CDATA #REQUIRED width CDATA #REQUIRED initialValue CDATA #REQUIRED readOnly (true|false) "false" id ID #REQUIRED>
<!ELEMENT RegisterArray (Register+)>
<!ATTLIST RegisterArray name CDATA #REQUIRED width CDATA #REQUIRED length CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT ConditionBit EMPTY>
<!ATTLIST ConditionBit name CDATA #REQUIRED bit CDATA #REQUIRED register IDREF #REQUIRED halt (true|false) "false" id ID #REQUIRED>
<!ELEMENT RAM EMPTY>
<!ATTLIST RAM name CDATA #REQUIRED length CDATA #REQUIRED id ID #REQUIRED cellSize CDATA "8">
<!ELEMENT Increment EMPTY>
<!ATTLIST Increment name CDATA #REQUIRED register IDREF #REQUIRED overflowBit IDREF #IMPLIED carryBit IDREF #IMPLIED delta CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT Arithmetic EMPTY>
<!ATTLIST Arithmetic name CDATA #REQUIRED type (ADD|SUBTRACT|MULTIPLY|DIVIDE) #REQUIRED source1 IDREF #REQUIRED source2 IDREF #REQUIRED destination IDREF #REQUIRED overflowBit IDREF #IMPLIED carryBit IDREF #IMPLIED id ID #REQUIRED>
<!ELEMENT TransferRtoR EMPTY>
<!ATTLIST TransferRtoR name CDATA #REQUIRED source IDREF #REQUIRED srcStartBit CDATA #REQUIRED dest IDREF #REQUIRED destStartBit CDATA #REQUIRED numBits CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT TransferRtoA EMPTY>
<!ATTLIST TransferRtoA name CDATA #REQUIRED source IDREF #REQUIRED srcStartBit CDATA #REQUIRED dest IDREF #REQUIRED destStartBit CDATA #REQUIRED numBits CDATA #REQUIRED index IDREF #REQUIRED indexStart CDATA #IMPLIED indexNumBits CDATA #IMPLIED id ID #REQUIRED>
<!ELEMENT TransferAtoR EMPTY>
<!ATTLIST TransferAtoR name CDATA #REQUIRED source IDREF #REQUIRED srcStartBit CDATA #REQUIRED dest IDREF #REQUIRED destStartBit CDATA #REQUIRED numBits CDATA #REQUIRED index IDREF #REQUIRED indexStart CDATA #IMPLIED indexNumBits CDATA #IMPLIED id ID #REQUIRED>
<!ELEMENT Shift EMPTY>
<!ATTLIST Shift name CDATA #REQUIRED source IDREF #REQUIRED destination IDREF #REQUIRED type (logical | arithmetic | cyclic) #REQUIRED direction (right | left) #REQUIRED distance CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT Branch EMPTY>
<!ATTLIST Branch name CDATA #REQUIRED amount CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT Logical EMPTY>
<!ATTLIST Logical name CDATA #REQUIRED source1 IDREF #REQUIRED source2 IDREF #REQUIRED destination IDREF #REQUIRED type (AND | OR | NAND | NOR | XOR | NOT) #REQUIRED id ID #REQUIRED>
<!ELEMENT Set EMPTY>
<!ATTLIST Set name CDATA #REQUIRED register IDREF #REQUIRED start CDATA #REQUIRED numBits CDATA #REQUIRED value CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT Test EMPTY >
<!ATTLIST Test name CDATA #REQUIRED register IDREF #REQUIRED start CDATA #REQUIRED numBits CDATA #REQUIRED comparison (EQ | NE | LT | GT | LE | GE ) #REQUIRED value CDATA #REQUIRED omission CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT Decode EMPTY >
<!ATTLIST Decode name CDATA #REQUIRED ir IDREF #REQUIRED id ID #REQUIRED>
<!ELEMENT IO EMPTY >
<!ATTLIST IO name CDATA #REQUIRED direction (input | output) #REQUIRED type (integer | ascii | unicode) #REQUIRED buffer IDREF #REQUIRED connection CDATA #IMPLIED id ID #REQUIRED>
<!ELEMENT MemoryAccess EMPTY >
<!ATTLIST MemoryAccess name CDATA #REQUIRED direction (read | write ) #REQUIRED memory IDREF #REQUIRED data IDREF #REQUIRED address IDREF #REQUIRED id ID #REQUIRED>
<!ELEMENT SetCondBit EMPTY >
<!ATTLIST SetCondBit name CDATA #REQUIRED bit IDREF #REQUIRED value (0 | 1) #REQUIRED id ID #REQUIRED>
<!ELEMENT End EMPTY>
<!ATTLIST End id ID #REQUIRED>
<!ELEMENT Comment EMPTY>
<!ATTLIST Comment name CDATA #REQUIRED id ID #REQUIRED>
<!ELEMENT Microinstruction EMPTY>
<!ATTLIST Microinstruction microRef IDREF #REQUIRED>
<!ELEMENT MachineInstruction (Microinstruction*)>
<!ATTLIST MachineInstruction name CDATA #REQUIRED opcode CDATA #REQUIRED instructionFormat CDATA #REQUIRED assemblyFormat CDATA #REQUIRED instructionColors CDATA #REQUIRED assemblyColors CDATA #REQUIRED>
<!ELEMENT FetchSequence (Microinstruction*) >
<!ELEMENT EQU EMPTY>
<!ATTLIST EQU name CDATA #REQUIRED value CDATA #REQUIRED>
<!ELEMENT HighlightingInfo (RegisterRAMPair*)>
<!ELEMENT RegisterRAMPair EMPTY>
<!ATTLIST RegisterRAMPair register IDREF #REQUIRED ram IDREF #REQUIRED dynamic (true|false) #REQUIRED>
<!ELEMENT LoadingInfo EMPTY>
<!ATTLIST LoadingInfo ram IDREF #IMPLIED startingAddress CDATA "0">
<!ELEMENT IndexingInfo EMPTY>
<!ATTLIST IndexingInfo indexFromRight CDATA "false">
<!ELEMENT ProgramCounterInfo EMPTY>
<!ATTLIST ProgramCounterInfo programCounter IDREF #REQUIRED>
<!ELEMENT ModuleWindowsInfo ((RegisterWindowInfo | RegisterArrayWindowInfo | RAMWindowInfo)*) >
<!ELEMENT RegisterWindowInfo EMPTY>
<!ATTLIST RegisterWindowInfo top CDATA "50" left CDATA "50" width CDATA "300" height CDATA "150" base (Decimal|Binary|Hexadecimal|Ascii|UnsignedDec|Unicode) "Decimal">
<!ELEMENT RegisterArrayWindowInfo EMPTY>
<!ATTLIST RegisterArrayWindowInfo array IDREF #REQUIRED top CDATA "50" left CDATA "50" width CDATA "300" height CDATA "150" base (Decimal|Binary|Hexadecimal|Ascii|UnsignedDec|Unicode) "Decimal">
<!ELEMENT RAMWindowInfo EMPTY>
<!ATTLIST RAMWindowInfo ram IDREF #REQUIRED cellSize CDATA "1" top CDATA "50" left CDATA "50" width CDATA "450" height CDATA "450" contentsbase (Decimal|Binary|Hexadecimal|Ascii|UnsignedDec|Unicode) "Decimal" addressbase (Decimal|Binary|Hexadecimal) "Decimal">
]>
<Machine name="Ass1.cpu" >
<!--............. Punctuation Options .............-->
<PunctChar char="!" use="symbol" />
<PunctChar char="#" use="symbol" />
<PunctChar char="$" use="symbol" />
<PunctChar char="%" use="symbol" />
<PunctChar char="&" use="symbol" />
<PunctChar char="^" use="symbol" />
<PunctChar char="_" use="symbol" />
<PunctChar char="`" use="symbol" />
<PunctChar char="*" use="symbol" />
<PunctChar char="?" use="symbol" />
<PunctChar char="@" use="symbol" />
<PunctChar char="~" use="symbol" />
<PunctChar char="+" use="symbol" />
<PunctChar char="-" use="symbol" />
<PunctChar char="(" use="token" />
<PunctChar char=")" use="token" />
<PunctChar char="," use="token" />
<PunctChar char="/" use="token" />
<PunctChar char="=" use="token" />
<PunctChar char="[" use="token" />
<PunctChar char="\" use="token" />
<PunctChar char="]" use="token" />
<PunctChar char="{" use="token" />
<PunctChar char="|" use="token" />
<PunctChar char="}" use="token" />
<PunctChar char="." use="pseudo" />
<PunctChar char=":" use="label" />
<PunctChar char=";" use="comment" />
<!--......... machine instruction fields ............-->
<Field name="OPCD" type="required" numBits="16" relativity="absolute" signed="true" defaultValue="0" id="model.Field1e8b4a13">
</Field>
<Field name="IMD" type="required" numBits="12" relativity="absolute" signed="true" defaultValue="0" id="model.Field5fd68013">
</Field>
<Field name="PAD" type="ignored" numBits="4" relativity="absolute" signed="false" defaultValue="0" id="model.Field7464046b">
</Field>
<Field name="OPCODE" type="required" numBits="4" relativity="absolute" signed="false" defaultValue="0" id="model.Field34495433">
</Field>
<Field name="ADDRESS" type="required" numBits="8" relativity="absolute" signed="false" defaultValue="0" id="model.Field70565b7b">
</Field>
<!--............. FileChannels .................-->
<!-- none -->
<!--............. registers .....................-->
<Register name="ACC" width="16" initialValue="0" readOnly="false" id="model.module.Register19d52349" />
<Register name="IR" width="16" initialValue="0" readOnly="false" id="model.module.Register29db894f" />
<Register name="MAR" width="8" initialValue="0" readOnly="false" id="model.module.Register13bbaa50" />
<Register name="MDR" width="16" initialValue="0" readOnly="false" id="model.module.Register62f06690" />
<Register name="PC" width="8" initialValue="0" readOnly="false" id="model.module.Register528fceec" />
<Register name="Status" width="8" initialValue="0" readOnly="false" id="model.module.Register27ebb403" />
<Register name="ZERO" width="16" initialValue="0" readOnly="true" id="model.module.Register69cc7384" />
<!--............. register arrays ...............-->
<!-- none -->
<!--............. condition bits ................-->
<ConditionBit name="halt-bit" bit="0" register="model.module.Register27ebb403" halt="true" id="model.module.ConditionBit8e94ccb" />
<!--............. rams ..........................-->
<RAM name="Ram" length="256" cellSize="16" id="model.module.RAM24bd1b94" />
<!--............. set ...........................-->
<!-- none -->
<!--............. test ..........................-->
<Test name="ez" register="model.module.Register19d52349" start="0" numBits="16" comparison="EQ" value="0" omission="1" id="model.microinstruction.Testee92fce" />
<Test name="gz" register="model.module.Register19d52349" start="0" numBits="16" comparison="GT" value="0" omission="2" id="model.microinstruction.Test6a2674cc" />
<Test name="lz" register="model.module.Register19d52349" start="0" numBits="16" comparison="LT" value="0" omission="2" id="model.microinstruction.Test75da619a" />
<Test name="nz" register="model.module.Register19d52349" start="0" numBits="16" comparison="NE" value="0" omission="1" id="model.microinstruction.Test26ff94a8" />
<!--............. increment .....................-->
<Increment name="INC" register="model.module.Register528fceec" overflowBit="model.module.ConditionBit8e94ccb" delta="1" id="model.microinstruction.Increment61af48e6" />
<!--............. shift .........................-->
<!-- none -->
<!--............. logical .......................-->
<!-- none -->
<!--............. arithmetic ....................-->
<Arithmetic name="add" type="ADD" source1="model.module.Register19d52349" source2="model.module.Register62f06690" destination="model.module.Register19d52349" id="model.microinstruction.Arithmetic38f6d00b" />
<Arithmetic name="addi" type="ADD" source1="model.module.Register19d52349" source2="model.module.Register29db894f" destination="model.module.Register19d52349" id="model.microinstruction.Arithmetic1e06a03e" />
<Arithmetic name="sub" type="SUBTRACT" source1="model.module.Register19d52349" source2="model.module.Register62f06690" destination="model.module.Register19d52349" id="model.microinstruction.Arithmetic44063d82" />
<Arithmetic name="subi" type="ADD" source1="model.module.Register19d52349" source2="model.module.Register29db894f" destination="model.module.Register19d52349" id="model.microinstruction.Arithmetic7d11b93d" />
<!--............. branch ........................-->
<!-- none -->
<!--............. transferRtoR ..................-->
<TransferRtoR name="ACC->MDR" source="model.module.Register19d52349" srcStartBit="0" dest="model.module.Register62f06690" destStartBit="0" numBits="16" id="model.microinstruction.TransferRtoR7a211dbe" />
<TransferRtoR name="IR[0-7]->MAR" source="model.module.Register29db894f" srcStartBit="0" dest="model.module.Register13bbaa50" destStartBit="0" numBits="8" id="model.microinstruction.TransferRtoRf3ed555" />
<TransferRtoR name="IR[0-7]->PC" source="model.module.Register29db894f" srcStartBit="0" dest="model.module.Register528fceec" destStartBit="0" numBits="8" id="model.microinstruction.TransferRtoR7d15c87b" />
<TransferRtoR name="MDR->ACC" source="model.module.Register62f06690" srcStartBit="0" dest="model.module.Register19d52349" destStartBit="0" numBits="16" id="model.microinstruction.TransferRtoR46a48560" />
<TransferRtoR name="MDR->IR" source="model.module.Register62f06690" srcStartBit="0" dest="model.module.Register29db894f" destStartBit="0" numBits="16" id="model.microinstruction.TransferRtoR341aace7" />
<TransferRtoR name="PC->MAR" source="model.module.Register528fceec" srcStartBit="0" dest="model.module.Register13bbaa50" destStartBit="0" numBits="8" id="model.microinstruction.TransferRtoR4df7434c" />
<TransferRtoR name="ZERO->ACC" source="model.module.Register69cc7384" srcStartBit="0" dest="model.module.Register19d52349" destStartBit="0" numBits="16" id="model.microinstruction.TransferRtoR1ef20c99" />
<!--............. transferRtoA ..................-->
<!-- none -->
<!--............. transferAtoR ..................-->
<!-- none -->
<!--............. decode ........................-->
<Decode name="decode" ir="model.module.Register29db894f" id="model.microinstruction.Decode6a993e8d" />
<!--............. set condition bit .............-->
<SetCondBit name="SET-HALT-BIT" bit="model.module.ConditionBit8e94ccb" value="1" id="model.microinstruction.SetCondBit64816183" />
<!--............. io ............................-->
<IO name="read" direction="input" type="integer" buffer="model.module.Register19d52349" connection="[Console]" id="model.microinstruction.IO41e29b1d" />
<IO name="write" direction="output" type="integer" buffer="model.module.Register19d52349" connection="[Console]" id="model.microinstruction.IO2e8067db" />
<!--............. memory access .................-->
<MemoryAccess name="MDR->RAM[ACC]" direction="write" memory="model.module.RAM24bd1b94" data="model.module.Register62f06690" address="model.module.Register19d52349" id="model.microinstruction.MemoryAccess74b8ead5" />
<MemoryAccess name="MDR->Ram[MAR]" direction="write" memory="model.module.RAM24bd1b94" data="model.module.Register62f06690" address="model.module.Register13bbaa50" id="model.microinstruction.MemoryAccess73f78865" />
<MemoryAccess name="MDR<-RAM[ACC]" direction="read" memory="model.module.RAM24bd1b94" data="model.module.Register62f06690" address="model.module.Register19d52349" id="model.microinstruction.MemoryAccess2698df75" />
<MemoryAccess name="Ram[MAR]->MDR" direction="read" memory="model.module.RAM24bd1b94" data="model.module.Register62f06690" address="model.module.Register13bbaa50" id="model.microinstruction.MemoryAccessb8bcac2" />
<!--............. end ...........................-->
<End id="model.microinstruction.End38d66724" />
<!--............. comment ...........................-->
<!-- none -->
<!--............. global equs ..................-->
<!-- none -->
<!--............. fetch sequence ................-->
<FetchSequence>
<Microinstruction microRef="model.microinstruction.TransferRtoR4df7434c" />
<Microinstruction microRef="model.microinstruction.MemoryAccessb8bcac2" />
<Microinstruction microRef="model.microinstruction.TransferRtoR341aace7" />
<Microinstruction microRef="model.microinstruction.Increment61af48e6" />
<Microinstruction microRef="model.microinstruction.Decode6a993e8d" />
</FetchSequence>
<!--............. machine instructions ..........-->
<MachineInstruction name="addi" opcode="0" instructionFormat="OPCODE IMD" assemblyFormat="OPCODE IMD" instructionColors="#d0e8ee #b5ac8a" assemblyColors="#d0e8ee #b5ac8a" >
<Microinstruction microRef="model.microinstruction.Arithmetic1e06a03e" />
<Microinstruction microRef="model.microinstruction.End38d66724" />
</MachineInstruction>
<MachineInstruction name="addni" opcode="f" instructionFormat="OPCODE IMD" assemblyFormat="OPCODE IMD" instructionColors="#c8dcbd #d4b4eb" assemblyColors="#c8dcbd #d4b4eb" >
<Microinstruction microRef="model.microinstruction.Arithmetic7d11b93d" />
<Microinstruction microRef="model.microinstruction.End38d66724" />
</MachineInstruction>
<MachineInstruction name="load" opcode="d" instructionFormat="OPCODE PAD ADDRESS" assemblyFormat="OPCODE ADDRESS" instructionColors="#98eca1 #a6d8ef #e5f6c9" assemblyColors="#98eca1 #e5f6c9" >
<Microinstruction microRef="model.microinstruction.TransferRtoRf3ed555" />
<Microinstruction microRef="model.microinstruction.MemoryAccessb8bcac2" />
<Microinstruction microRef="model.microinstruction.TransferRtoR341aace7" />
<Microinstruction microRef="model.microinstruction.TransferRtoRf3ed555" />
<Microinstruction microRef="model.microinstruction.MemoryAccessb8bcac2" />
<Microinstruction microRef="model.microinstruction.TransferRtoR46a48560" />
<Microinstruction microRef="model.microinstruction.End38d66724" />
</MachineInstruction>
<MachineInstruction name="store" opcode="c" instructionFormat="OPCODE PAD ADDRESS" assemblyFormat="OPCODE ADDRESS" instructionColors="#87b7ec #cea4e6 #8da1ed" assemblyColors="#87b7ec #8da1ed" >
<Microinstruction microRef="model.microinstruction.TransferRtoRf3ed555" />
<Microinstruction microRef="model.microinstruction.MemoryAccessb8bcac2" />
<Microinstruction microRef="model.microinstruction.TransferRtoR341aace7" />
<Microinstruction microRef="model.microinstruction.TransferRtoRf3ed555" />
<Microinstruction microRef="model.microinstruction.TransferRtoR7a211dbe" />
<Microinstruction microRef="model.microinstruction.MemoryAccess73f78865" />
<Microinstruction microRef="model.microinstruction.End38d66724" />
</MachineInstruction>
<MachineInstruction name="sub" opcode="b" instructionFormat="OPCODE PAD ADDRESS" assemblyFormat="OPCODE ADDRESS" instructionColors="#ceb8b8 #a98ecd #efd6cf" assemblyColors="#ceb8b8 #efd6cf" >
<Microinstruction microRef="model.microinstruction.TransferRtoRf3ed555" />
<Microinstruction microRef="model.microinstruction.MemoryAccessb8bcac2" />
<Microinstruction microRef="model.microinstruction.Arithmetic44063d82" />
<Microinstruction microRef="model.microinstruction.End38d66724" />
</MachineInstruction>
<MachineInstruction name="add" opcode="a" instructionFormat="OPCODE PAD ADDRESS" assemblyFormat="OPCODE ADDRESS" instructionColors="#c1dfad #95cb89 #d38b97" assemblyColors="#c1dfad #d38b97" >
<Microinstruction microRef="model.microinstruction.TransferRtoRf3ed555" />
<Microinstruction microRef="model.microinstruction.MemoryAccessb8bcac2" />
<Microinstruction microRef="model.microinstruction.Arithmetic38f6d00b" />
<Microinstruction microRef="model.microinstruction.End38d66724" />
</MachineInstruction>
<MachineInstruction name="stop" opcode="9" instructionFormat="OPCODE PAD PAD PAD" assemblyFormat="OPCODE" instructionColors="#dcea85 #80edc2 #f3daa4 #82af9c" assemblyColors="#dcea85" >
<Microinstruction microRef="model.microinstruction.SetCondBit64816183" />
<Microinstruction microRef="model.microinstruction.End38d66724" />
</MachineInstruction>
<MachineInstruction name="opa" opcode="8" instructionFormat="OPCODE PAD PAD PAD" assemblyFormat="OPCODE" instructionColors="#dd928b #dad0ce #e5ecb0 #a2e2f1" assemblyColors="#dd928b" >
<Microinstruction microRef="model.microinstruction.IO2e8067db" />
<Microinstruction microRef="model.microinstruction.End38d66724" />
</MachineInstruction>
<MachineInstruction name="ipa" opcode="7" instructionFormat="OPCODE PAD PAD PAD" assemblyFormat="OPCODE" instructionColors="#f085bd #8c94d1 #cbd7ea #c3e3dc" assemblyColors="#f085bd" >
<Microinstruction microRef="model.microinstruction.IO41e29b1d" />
<Microinstruction microRef="model.microinstruction.End38d66724" />
</MachineInstruction>
<MachineInstruction name="sta" opcode="6" instructionFormat="OPCODE PAD ADDRESS" assemblyFormat="OPCODE ADDRESS" instructionColors="#959a84 #f1bdf9 #bdfea6 #eae3fb #e2bfe5 #f6dabf" assemblyColors="#959a84 #bdfea6 #eae3fb #e2bfe5 #f6dabf" >
<Microinstruction microRef="model.microinstruction.TransferRtoRf3ed555" />
<Microinstruction microRef="model.microinstruction.TransferRtoR7a211dbe" />
<Microinstruction microRef="model.microinstruction.MemoryAccess73f78865" />
<Microinstruction microRef="model.microinstruction.End38d66724" />
</MachineInstruction>
<MachineInstruction name="lda" opcode="5" instructionFormat="OPCODE PAD ADDRESS" assemblyFormat="OPCODE ADDRESS" instructionColors="#959a84 #c7b4db #bdfea6 #eae3fb #e2bfe5 #f6dabf" assemblyColors="#959a84 #bdfea6 #eae3fb #e2bfe5 #f6dabf" >
<Microinstruction microRef="model.microinstruction.TransferRtoRf3ed555" />
<Microinstruction microRef="model.microinstruction.MemoryAccessb8bcac2" />
<Microinstruction microRef="model.microinstruction.TransferRtoR46a48560" />
<Microinstruction microRef="model.microinstruction.End38d66724" />
</MachineInstruction>
<MachineInstruction name="jmpn" opcode="4" instructionFormat="OPCODE PAD ADDRESS" assemblyFormat="OPCODE ADDRESS" instructionColors="#959a84 #d688de #bdfea6 #eae3fb #e2bfe5 #f6dabf" assemblyColors="#959a84 #bdfea6 #eae3fb #e2bfe5 #f6dabf" >
<Microinstruction microRef="model.microinstruction.Test6a2674cc" />
<Microinstruction microRef="model.microinstruction.Testee92fce" />
<Microinstruction microRef="model.microinstruction.TransferRtoR7d15c87b" />
<Microinstruction microRef="model.microinstruction.End38d66724" />
</MachineInstruction>
<MachineInstruction name="jmpp" opcode="3" instructionFormat="OPCODE PAD ADDRESS" assemblyFormat="OPCODE ADDRESS" instructionColors="#959a84 #8a93c2 #bdfea6 #eae3fb #e2bfe5 #f6dabf" assemblyColors="#959a84 #bdfea6 #eae3fb #e2bfe5 #f6dabf" >
<Microinstruction microRef="model.microinstruction.Test75da619a" />
<Microinstruction microRef="model.microinstruction.Testee92fce" />
<Microinstruction microRef="model.microinstruction.TransferRtoR7d15c87b" />
<Microinstruction microRef="model.microinstruction.End38d66724" />
</MachineInstruction>
<MachineInstruction name="jmpnz" opcode="2" instructionFormat="OPCODE PAD ADDRESS" assemblyFormat="OPCODE ADDRESS" instructionColors="#959a84 #93eacc #bdfea6 #eae3fb #e2bfe5 #f6dabf" assemblyColors="#959a84 #bdfea6 #eae3fb #e2bfe5 #f6dabf" >
<Microinstruction microRef="model.microinstruction.Testee92fce" />
<Microinstruction microRef="model.microinstruction.TransferRtoR7d15c87b" />
<Microinstruction microRef="model.microinstruction.End38d66724" />
</MachineInstruction>
<MachineInstruction name="jmpz" opcode="1" instructionFormat="OPCODE PAD ADDRESS" assemblyFormat="OPCODE ADDRESS" instructionColors="#959a84 #b4dba4 #bdfea6 #eae3fb #e2bfe5 #f6dabf" assemblyColors="#959a84 #bdfea6 #eae3fb #e2bfe5 #f6dabf" >
<Microinstruction microRef="model.microinstruction.Test26ff94a8" />
<Microinstruction microRef="model.microinstruction.TransferRtoR7d15c87b" />
<Microinstruction microRef="model.microinstruction.End38d66724" />
</MachineInstruction>
<MachineInstruction name="jmp" opcode="e" instructionFormat="OPCODE PAD ADDRESS" assemblyFormat="OPCODE ADDRESS" instructionColors="#f1ce95 #a3ddce #a094e5 #bdfea6 #eae3fb #e2bfe5 #f6dabf" assemblyColors="#f1ce95 #a094e5 #bdfea6 #eae3fb #e2bfe5 #f6dabf" >
<Microinstruction microRef="model.microinstruction.TransferRtoR7d15c87b" />
<Microinstruction microRef="model.microinstruction.End38d66724" />
</MachineInstruction>
<!--............. highlighting info .............-->
<HighlightingInfo>
</HighlightingInfo>
<!--............. loading info ..................-->
<LoadingInfo ram="model.module.RAM24bd1b94" startingAddress="0" />
<!--............. indexing info ............-->
<IndexingInfo indexFromRight="true" />
<!--............. program counter info ..................-->
</Machine>