Skip to content

Latest commit

 

History

History
7 lines (6 loc) · 374 Bytes

File metadata and controls

7 lines (6 loc) · 374 Bytes

Bluespec System Verilog Compiling Guide

  1. Create the .bsv file (using a text editor)
  2. Compile the file using the command bsc -u file.bsv
  3. Perform .ba elaboration using the command bsc -u -sim -elab -g
  4. Perform .bo elaboration bsc -sim -e -o <TopName(Enter the alias for the sim file)>
  5. ./(filename) for simulation